The AEM10941 evaluation board is a printed circuit board
(PCB) featuring all the needed components to operate the
AEM10941 integrated circuit (IC). Please refer to the datasheet
for all the useful details about the AEM10941 (Document
AEM10941).
DS
The AEM10941 evaluation board allows users to test the e-peas
IC and analyze its performances in a laboratory-like setting.
It allows easy connections to the e nergy harvester, the storage
element and the low-voltage and high-voltage loads. It also
provides all the configuration access to set the device in any
one of the modes described in the datasheet. The control and
status signals are available on standard pin headers, allowing
users to wire for any usage scenario and evaluate the relevant
performance.
The AEM10941 evaluation board is a plug and play, intuitive
and efficient tool for making the appropriate decisions (component selection, operating mode s) for the design of a highly
efficient solar energy powered subsystem in your target application.
Applications
• PV cell harvesting• Home automation
• Industrial monitoring• E-health monitoring
• Geolocation• Wireless sensor nodes
Features
Four two-way screw terminals
- Source of energy (PV cell)
- Low-voltage load
- High-voltage load
- Primary energy storage elem e n t
One three-way screw terminal
- Energy storage element (battery or (super)capacitor)
One zero insertion force (ZIF) connector
- Alternative connection for the source
One 2-pin ”Shrouded Header”
- Alternative connection for the storage el e m e n t
A 150 µF capacitor CBATT is already soldered on BATT
High voltage
load
Low voltage
load
Custom mode
con
guraon
Leave oang if not used
See Sec
on 2.3.1
1
1
1
Figure 1: Connection diagram
Copyright
Copyright
Copyright
2018e-peasSA
2018 e-peas SA
2018e-peasSA
c
c
c
1Connections Diag ram
User guide
User guide
User guide
3UGAEM10941REV1.0
3UGAEM10941REV1.0
3UG AEM10941 REV1.0
AEM10941
AEM10941
AEM10941
User guide
User guide
User guide
1.1Signals description
NAMEFUNCTIONCONNECTION
Power signals
LVOUT
HVOUT
BAL
BATT
PRIM
SRC
Debug signals
VBOOST
VBUCK
BUFSRC
Configuration signals
CFG[2]
CFG[1]
CFG[0]
SELMPP[1]
SELMPP[0]
FB
PRIM
FB HV
FB COLD
Control signals
ENHV
ENLV
Status signals
STATUS[2]
STATUS[1]
STATUS[0]
Output of the low-voltage L DO regulator.
Output of the high-voltage LDO regulator.
Connection to mid-point of a dual-cell supercapacitor.
Connection to the energy storage element.
Connection to the primary battery.
Connection to the harvested energy source.
Output of the boost converter.
Output of the buck converter.
Connection to an external capacitor buffering the
boost converter input.
Configuration of the threshold voltages for the
energy storage element and the outp ut voltage of
the LDOs.
Configuration of the MPP ratio.
Configuration of the primary battery.
Configuration of the high-voltage LDO in the custom mode.
Configuration of the cold start.
Enabling pin for the high-voltage LDO.
Enabling pin for the low-voltage LDO.
Logic output. Asserted when the AEM performs
the MPP evaluation.
Logic output. Asserted if the battery voltage falls
under Vovdis or if the AEM is taking energy from
the primary battery.
Logic output. Asserted when the LDOs can be
enabled.
If usedIf not used
Connect a load.
Connect a load.
Connect mid-point
and jumper BAL to
”ToCN”.
Connect storage element in addition to
CBATT (150
Connect primary battery.
Connect the source
element.
Connect jumper
(see Table 2).
Connect jumper
(see Table 4).
Use resistors R7-R8
(see Section 2.3.2).
Use resistors R5-R6
(see Section 2.3.1).
Use resistors R9-R10
(see Section 2.3.3).
Connect jumper
(see Table 3).
Connect jumper
(see Table 3).
AEM10941
AEM10941
AEM10941
Use a jumper to
connect ”BAL” to
”GND”.
Do not remove
µ
F).
CBATT.
Connect a jumper to
each NoPRIM 2-pins.
Leave floating.
Cannot be left floating (see Table 2).
Cannot be left floating (see Table 4).
Connect a jumper to
each NoPRIM 2-pins.
Leave floating.
Connect a jumper to
FB
COLD 2-pins if
not used.
Cannot be left floating (see Table 3).
Cannot be left floating (see Table 3).
Table 1: Pin description
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
4UGAEM10941REV1.0
4UGAEM10941REV1.0
4UG AEM10941 REV1.0
User guide
User guide
User guide
2General Consideratio ns
2.1Safety information
Always connect the elements in the following order:
1. Reset the board - see ”How to reset the AEM 10941 evaluation board” on page 7.
2. Completely configure the PCB (jumpers/resistors);
- MPP configuration (SELMPP[0], SELMPP[1]) - see Table 4,
- Battery and LDOs configuration (CFG[0], CFG[1], CFG[2] and, if needed, R1-R2-R3-R4 -R5-R6) - see Table 2,
- Primary battery configuration (NoPRIM or R 7-R8) - see Section 2.3.2,
- LDOs enabling (ENHV and ENLV) - see Table 3,
- Cold-start configuration (FB COLD or R9-R10) - see Section 2.3.3,
- Balun circuit connection (BAL) - see Section 2.3.4.
3. Connect the storage elements on BATT and optionally the primary battery on PRIM.
4. Connect the high and/or low voltage loads on HVOUT/LVOUT (optional).
5. Connect the source element on SRC.
AEM10941
AEM10941
AEM10941
To avoid damage to the board, users are urged to follow th is procedure.
2.2Basic configurations
The MPP configuration is not available on the AEM10941 evaluation board. The MPP is by default configured to 50 % of
Voc as this ratio optimize the proposed rectifier efficiency.
Configuration pinsStorage element threshold voltagesLDOs output voltagesTypical use
A complete description of the system constraints and configurations is available in Section 8 ”System configuration” of the
AEM10941 datasheet .
A reminder on how to compute the configuration resistors
value is provided below. Calculation can be made with the
help of the spreadsheet found at the e-peas website.
2.3.1Custom mode
In addition to the pre-defined protection levels, the custom
mode allows use rs to defi ne their own levels via resistors R1
to R4 a n d to tune the output of the high voltage LDO via
resistors R5-R6.
By defining RT = R1+R2+R3+R4 (1 MΩ ≤ RT ≤ 100 MΩ):
• R1 = RT (1 V /
• R2 = RT (1 V /
• R3 = RT (1 V /
• R4 = RT (1 - 1 V /
By defining RV = R5+R6 (1 MΩ ≤ RV ≤ 40 MΩ):
• R5 = RV (1 V /
• R6 = RV (1 - 1 V /
Make sure the protection levels satisfy the following conditions:
Vchrdy + 0.05 V ≤ Vovch ≤ 4.5 V
-
-
Vovdis + 0.05V ≤ Vchrdy ≤ Vovch - 0.0 5 V
- 2.2 V ≤
- Vhv ≤ Vovdis - 0.3 V
If unused, leave the resistor footprints (R1 to R6) empty.
Vovdis
Vovch)
Vchrdy - 1 V / Vovch)
Vovdis - 1 V / Vchrdy)
Vovdis)
Vhv)
Vhv)
2.3.2Primary battery configuration
As to the main storage element, the primary battery protection
levels have to be defined. To do so , use resistors R7-R8.
By defining RP = R7+R8 (100 kΩ ≤ RP ≤ 500 kΩ):
• R7 = (
• R8 = RP - R7
If unused, connect a jumper to each ”NoPRIM” 2-pins.
2.3.3Cold-start configuration
The cold-start voltage (i.e. the voltage needed at startup to
turn on the AEM10941) is by default at its minimum value
of 380 mV. This voltage can be tuned by the use of resistors
R9-R10.
By defining RC = R9+R10 (100 kΩ ≤ RC ≤ 10 MΩ):
• R9 = (
• R10 = RC - R9
If unused, connect a jumper to ”FB COLD” 2-pins.
2.3.4Balun circuit configuration
When using a dual-cell s u percapacitor (that does not already
include a balancing circuit), enable the balun circuit configuration to ensure equal voltage on both cells. To do so:
- Connect the node between the two supercapacitor cells
to BAL (on BATT connector)
- Use a jumper to connect ”BAL” to ”ToCN”
If unused, use a jumper to connect ”BAL” to ”GND”.
Vprim min
4
0.38 V
* RC)
Vcs
* RP) / 2.2 V
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
6UGAEM10941REV1.0
6UGAEM10941REV1.0
6UG AEM10941 REV1.0
User guide
5s
User guide
User guide
AEM10941
AEM10941
AEM10941
How to reset the AEM10941 evaluation board:
To reset the board, si mp ly
disconnect the storage device and the optional primary battery and connect the 6 ”Reset”
connections (working from the rightmost to the left) to a GND node (i.e. the negative pin of any connector) in order to
discharge the internal nodes of the system.
-
3Functional Tests
HLDO/LLDO: Regulated when voltage on BATT first
rises above Vchrdy (see Figure 2).
This section presents a few simple tests that allow the user
to understand the functional behavior of the AEM10941.
To
avoid damaging the board, follow the procedure found in Section 2.1 ”Safety information”.
If a test has to be restarted,
make sure to properly reset the system to obtain reproducible
results.
STATUS[0]: Asserted when the LDOs are ready to be
enabled (refer to Section 7.2 ”Normal mo d e” of the
AEM10941 datasheet) (see
STATUS[2]: Asserted each time the AEM10941 per-
forms a MPP evaluation (see
Figure 2).
Figure 3).
The following functional tests were mad e using the following
setup:
- Configuration:
ENLV = H, ENHV = H
SELMPP[1:0] = LL, CFG[2:0] = HLL,
Vchrdy
BATT
HLDO
2
STATUS[0]
- Storage element: capacitor (4.7 mF + CBATT)
- Load: 10 kΩ on
-
SRC: current source (1 mA or 100µA) with vol ta ge com-
HVOUT, LVOUT floating
pliance (4 V)
Feel free to adapt the setup to match your system as long as
you respect the input and cold-start constraints (see Section
1 ”Introduction” of AEM10941 datasheet).
3.1Start-up
The following example allows users to observe the behavior of
the AEM10941 in the wake-up mode.
Setup
1. Place the probes on the nodes to be observed.
2. Referring to
Section
Observations and measurements
- BATT: Voltage rises as the power provided by the so u rce
is transferred to the storage element (see
-
SRC: Regulated at Vmpp, whi c h is a voltage equal to the
open-circuit voltage (
in Table 4. Vsrc equals Voc during MPP evaluation (see
Figure 3). N ote that Vsrc must be higher than 380 mV
to coldstart.
Figure 1, follow steps 1 to 5 explained in
2.1.
Figure 2).
Voc) times the MPP ratio defined
1
Voltage [V]
0
05101520
Time [s]
Figure 2: STATUS[0] and HLDO evolution with BATT
SRC
Time [s]
Vmpp
Voltage [V]
STATUS[2]
4
Voc
3
2
1
0
05101520
Figure 3: SRC and STATUS[2] while energy is ex-
tracted from SRC (BATT under Vovch)
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
7UGAEM10941REV1.0
7UGAEM10941REV1.0
7UG AEM10941 REV1.0
User guide
600ms
User guide
User guide
AEM10941
AEM10941
AEM10941
3.2Shutdown
This test allows users to observe the behavior of the
AEM10941 when the system is running out of energy.
Setup
1. Place the probes on the nodes to be observed.
2. Referring to
Section
and start the system (see Section 3.1). Do not use a
primary battery.
3. Let the system reach a steady stat e (i.e. voltage on
BATT between Vchrdy and Vovch and STATUS[0] as-
serted).
4. Remove your source element and let the system discharge through quiescent current and
load(s).
Observations and measurements
-
BATT: Voltage decreases as the system consumes the
power accumulated in the s torage element. The voltage
remains stable after crossing
-
STATUS[0]: De-asserted when the LDOs are no longer
available as the storage element is running out of energy. This happens 600 ms after
Figure 4).
(see
STATUS[1]: Asserted for 600 ms when the storage ele-
ment voltage (BATT) falls below Vovdis (see Figure 4).
Figure 1, follow steps 1 to 5 explained in
2.1. Configure the board in the desired state
HVOUT/LVOUT
Vovdis (see Figure 4).
STATUS[1] assertion
Setup
1. Place the probes on the nodes to be observed.
2. Referring to
Section 2.1. Configure the board in the desired state and
start the system (see Section
battery (example: 3.1 V coin cell with protection level
at 2.4 V, R7 = 68 kΩ and R8 = 180 kΩ).
3. Let the system reach a steady state (i.e. voltage on
BATT between Vchrdy and Vovch and STATUS[0] as-
serted).
4. Remove your source element and let the system discharge through quiescent current and
load(s).
Observations and measurements
BATT: Voltage decrease s as the system consumes the
power accumula te d in the storage element. The voltage
reaches Vovdis and then rise s again to Vchrdy as it is
recharged from the primary battery (see
STATUS[0]: Never de-asserted as the LDOs are still
functional (see
HLDO: Stable and not affected by switching on the pri-
mary battery (see
Vchrdy
Vovdis
Voltage [V]
Figure 1, follow steps 1 to 5 explained in
3.1). Connect a primary
HVOUT/LVOUT
Figure 5).
Figure 5).
Figure 5).
3
2
1
STATUS[0]
BATTHLDO
3
BATT
Vovdis
Figure 4: LDOs disabled around 600 ms after BATT
reaches Vovdis
2
1
Voltage [V]
0
05101520
STATUS[1]STATUS[0]
Time [s]
3.3Switching on primary battery
This example allows users to observe switching from the main
storage element to the primary battery when the system is
running out of energy.
0
05101520
Time [s]
Figure 5: Switching from SRC to the primary battery
3.4Cold start
The following test allows users to observe the minimum voltage required to coldstart the AEM10941. Be careful to avoid
probing an y unnecessary node to avoid leakage current induced
by the probe. Make sure to properly reset the board to observe
the cold-start behavior.
Setup
1. Place the probes on the nodes to be observed.
2. Referring Figure 1, follow steps 1 and 2 explained in
Section
Connect the jumper FB COLD. Do not plug any storage element in addition to CBATT.
3. SRC: Connect your source element.
2.1. Configure the board in the desired state.
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
8UGAEM10941REV1.0
8UGAEM10941REV1.0
8UG AEM10941 REV1.0
User guide
User guide
User guide
AEM10941
AEM10941
AEM10941
Observation and measurements
- SRC: Equal to the cold-start voltage during the coldstart phase. Regulated at the selected MPPT percentage of
careful that the cold-start phase time will shorten with
the input power. Limit it to ease the observation.
BATT: Starts to charge when the cold-start phase is over
(see Figure 6).
Voc wh en cold start is over (see Figure 6). Be
SRCBATT
1
0.75
0.5
Vcs
Voltage [V]
0.25
0
0123456
Time [s]
Figure 6: AEM10941 behaviour during cold start
3.5Dual-cell supercapacitor balancing circuit
This test allows users to observe the balancing circuit behavior
that maintains the voltage on BAL equilibrated.
Setup
1. Following steps 1 and 2 explained in Section
ferring to Figure 1, configure the board in the desired
state. Plug the jumper linking ”BAL” to ”ToCN”.
BATT: Plug capacitor C1 between the positive (+) and
2.
the BAL pins and a capacitor C2 between BAL and the
negative (-) pins.
Select C1 6= C2 such that:
- C1 & C2 > 1 mF
C2∗
Vchrdy
-
3.
SRC: Plug your source element to start the flow of power
to the system.
Measurements
BAL: Equal to half the voltage on BATT.
-
C1
≥ 0.9 V
2.1 and re-
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
9UGAEM10941REV1.0
9UGAEM10941REV1.0
9UG AEM10941 REV1.0
User guide
User guide
User guide
Warning regarding measurements:
Any item connected to the PCB (load, probe, storage device, etc.) involves a leakage current. This can negatively impact
the measurements. Whenever possib le, disconnect unused items to limit this effect.
AEM10941
AEM10941
AEM10941
4Performance Tests
This section presents the tests to reproduce the performance
graphs found in the AEM10941 d a t a sheet and to unde rstand
the functionalities of the AEM10941. To be able to reproduce
those tests, you will need the following:
- 1 voltage source
- 2 source measure units (SMUs)
- 1 oscilloscope
To avoid damaging the board, follow the procedure found in
Section 2.1 ”Safety information”.
make sure to properly reset the system to obtain reproducible
results (see
on page 7).
”How to reset the AEM10941 evaluation board”
4.1LDOs
The following example instructs users on how to measure the
output voltage stability of the LDOs (Figure 16 and Figure 17
of AEM10941 datasheet).
Setup
1. Referring to
Section 2.1. Configure the board in the desired state
and plug your storage element(s).
2. VBOOST: Connect SMU1. Configure it to sou rce voltage with a current compliance of 200 mA.
3. HVOUT / LVOUT: Connect SMU2 to the LDO you want
to measure. Configure it to sink current with a vo ltage
compliance of 5 V for HVOUT or 2.5 V for LVOUT.
Figure 1, follow steps 1 and 2 explained i n
If a test has to be restarted,
2.6
2.5
2.4
VHVOUT [V]
2.3
IHVOUT = 10µA
IHVOUT = 10 mA
IHVOUT = 80 mA
33.544.5
VBOOST [V]
Figure 7: HVOUT at 2.5V
4.2BOOST efficiency
This test allows users to reproduce the efficiency graphs of the
boost converter (Figure 14 of AEM1094 1 datasheet).
Setup
1. Following steps 1 and 2 explained in Section 2.1 and referring to
state.
2. VBUCK: Connect a 2.3V voltage source to prevent
VBUCK to sink from VBOOST.
3.
SRC: Co n nect SMU1. Configure it to source current
with a voltage compliance of 0 V.
4. VBOOST: Connect SMU2. Configure it to source voltage with a current compliance of 200 mA.
STATUS[2]: Connect to one of the SMUs to dete c t
5.
falling edge.
Figure 1, configu re the board in the desired
Manipulations
1. Impose a voltage between
force the AEM to start.
2. Sweep voltage on SMU1 from Vovdis + 50 mV to 4.5 V.
3. Repeat with different current levels on SMU2 (from
10
µ
A to 80 mA for HVOUT and from 10µA to 20 mA
for LVOUT).
Measurements
HVOUT/LVOUT: Measure the voltage.
-
Vovch and 5 V on SMU1 to
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
Manipulations
1. Impose a voltage between
force the AEM to start. When done, impose a volta ge
between Vovdis + 50 mV and Vovch.
2. Sweep voltage compliance on SMU1 from 50 mV to 5 V.
3. Repeat with different current levels on SMU1 (from
µ
A to 100 mA) and with different voltage levels on
100
SMU2 (from Vovdis + 50 mV to Vovch).
Measurements
-
STATUS[2]: Do not make any measurements while high
(boost converter is not active during MPP calculation).
- SRC: Measure the current and the voltage.
Vchrdy and 5 V on SMU2 to
10UGAEM10941REV1.0
10UGAEM10941REV1.0
10UG AEM10941 REV1.0
User guide
User guide
User guide
AEM10941
AEM10941
AEM10941
- VBOOST: Measure the current and the voltage. Repeat
the measurement a copious number of times to be sure
to capture the current peaks.
tained by averaging over 100 measurements configured
with a 100 ms integration time.
- Deduce input and output power (P = U ∗ I) and effi ciency (η = P out/P in).
100
80
60
Efficiency [%]
40
01234
VSRC [V]
Figure 8: Boost efficiency for ISRC = 1 mA
Figure 8 has been ob-
VBOOST = 2.6 V
VBOOST = 3.6 V
VBOOST = 4.1 V
4.3Custom mode configuration
This test allows users to measure the custom protection levels
of the storage e lement set by resistors R1 to R6.
Setup
1. Referring to
in Section 2.1. Connect CFG[2:0] = LLL to select custom mode and choose R1 to R6 to configure the battery
protection levels and
2. Place the probes on the nodes to be observed.
3.
SRC: Connect your source element to start the flow of
power to the system.
Manipulations
1. Remove the sou rce el e m e n t after the voltage on
has reached steady state (between Vchrdy and Vovch).
Measurements
Measure the following nodes to ensure the correct behaviour
of the AEM10941 with respect to the custom configuration:
- STATUS[0]: Asserted when the LDOs can be e n abled
(i.e. when BATT first rises above Vchrdy).
STATUS[1]: Asserted when BATT falls below Vovdis.
-
BATT: Rise up and osci llate around Vovch as long as
the source element has not been removed.
-
HVOUT: Equal to the value set by R5-R6.
Figure 1, follow steps 1 and 2 explained
HVOUT output voltage.
BATT
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
11UGAEM10941REV1.0
11UGAEM10941REV1.0
11UG AEM10941 REV1.0
User guide
User guide
User guide
AEM10941
AEM10941
AEM10941
5PV cell characterization
+
Isc
Figure 9: PV cell first order model
A photovoltaic cell can be mo deled at first approximation by
a light-controlled current source in parallel with a diode as
illustrated in
characteristics of a PV cell: open-circuit voltage (Voc) and
short-circuit current (Isc).
The open-circuit vol t a ge corresponds to the forward vo ltage
of the diode at no load while the short-circuit current is the
current delivered by the current source (i.e. when shorting the
+ and - terminals).
Figure 9. This allows to model the two main
Voc
-
Typical current vs voltage graph of a PV cell for different illumination levels can be observed in Figure 10. Knowing that
P = I ∗ V , th e associated power vs voltage curves can be
drawn as shown in
imum extracted power is achieved at a voltage corresponding
to a given ratio of the open-circuit voltage (between 70% and
90%). This ratio is, in first approximation, independent of the
illumination level: as can be seen in
As presented in Table 4, the MPP configuration of the
AEM10941 allows you to select the voltage ratio that optimizes the power extraction according to the characteristics of
your PV cell.
Optimal power
Optimal power
Figure 11. For a given technology, the max-
Figure 11,
High illuminationLow illumination
Power
VmppVocVoc
Vmpp
Vout
Vmpp
Voc
Vmpp
≈
Voc
.
High illuminationLow illumination
Isc
Iout
Isc
Voc Voc
Vout
Figure 10: Typical I-V curve of a PV cell for high and low
illumination level
Figure 11: Typical power-V curve of a PV cell for hi gh and
low illumination level
As can be seen in Figure 11, the power significantly decreases
with the voltage beyond the optimum Vmpp. It is then recommended to configure the
than th e theoretical optim u m and therefore avoid a significant
drop of performance.
Vmpp/Voc ratio to be slightly lower
Copyrightc2018e-peasSA
Copyrightc2018e-peasSA
Copyrightc 2018 e-peas SA
12UGAEM10941REV1.0
12UGAEM10941REV1.0
12UG AEM10941 REV1.0
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.