ECS L-IG41M3 Schematics REV 1.1
5
4
3
2
1
D D
L-IG41M3
Rev:1.1
TABLE OF CONTENTS
PAGE 01
PAGE 02
PAGE 03
PAGE 04
PAGE 05
PAGE 06
PAGE 07
C C
PAGE 08
PAGE 09
PAGE 10
PAGE 11
PAGE 12
PAGE 13
PAGE 14 HDMI Interface
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
B B
PAGE 23
PAGE 24
PAGE 25
PAGE 26
PAGE 27
PAGE 28
PAGE 29
PAGE 30
PAGE 31
PAGE 32
PAGE 33
PAGE 34
PAGE 35
PAGE 36
PAGE 37
A A
PAGE 38
COVER PAGE
GPIO/STRAP
System Block Diagram
CPU-SOCKET LG775-1
CPU-SOCKET LG775-2
CPU-SOCKET LG775-3
CLOCK SLG8XP548T
MCH PCIE/DMI/FSB
MCH /DDR3A/DDR3B
MCH /VGA/MISC
MCH /POWER
MCH /GND
PCIE 16X
VGA CONN/HDMI CONN
240P DDR3, CHA
240P DDR3, CHB
ICH7 PCI/PCI-E/USB
ICH7 SATA
ICH7 DEVICE
ICH7 POWER
USB
SPI ROM/PCI-E 1X * 2
PCI
REALTEK LAN 8102EL/8103EL/8111DL
SUPER I/O 8755/8757
PS2/COM
PANEL & FAN
Audio CODEC(ALC662)
Audio Connector
DC_Vcore(NCP5395T)
DC to DC
DC to DC II
DUAL POWER
TEST POINT & OTHER
Power Delivery
RESET Power Sequence Diagram
CLOCK DISTRIBUTION
Revision History
Rev
A
0.1
1.0
2009/03/1
2009/05/0
2009/07/0
2009/07/2
1.1
2009/08/1
Dat
a
Description
4
edit cpu li
Page04:add cpu heat sink fix HOLE via for lenovo request
Page15:VGA R/G/B signal rise/fall time fail solution and VGA leakage current issue solution
Page22:
F︳USB1/
Page27:add serial resistors for PS/2 KB/MS
8
Page31:VRD11.1 signal measure solutio
/Page20:RTC signal measure fail solutio
Page0
7
Page09/21:follow intel review resul
Page32/Page33:Reserve damping resistor at gate pin of MOSFET and negative feedback signal of OP
page07:change PB12 footprint to 0603 for somkeless issu
page25:update LAN Dual Color LED Schemati
pag
1
8
7
e26:IT8757 Update ATXPG circuit for 3V leve
page31:change R113/R112/R116=1R0 ,C98/C102/C106=4700pF f
page25:add bom table for lan EFUSE & EEPROM
page25:update lan active LED control circui
F︳USB2 change to 6*2 header for lenovo usb header spec change
t
︵
n
t
lenovo reques
c
︵
n
e
l
b︵add HOL
t
︶
or Low side MOS VDS over spec
E︳GND pin 1~1
6
︶︶
Design guide:
649795_Intel_G31_Platform_Design_Guide_Rev1_0 for ICH7
367652_Intel_4_Series_Platform_Design_Guide_Rev2_3
5
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
4
3
2
Date: Sheet
COVER PAGE
COVER PAGE
COVER PAGE
L-IG41M3
L-IG41M3
L-IG41M3
1
1.1
1.1
1.1
of
of
of
138Monday, August 31, 2009
138Monday, August 31, 2009
138Monday, August 31, 2009
5
4
3
2
1
ICH7 GPIO Table
ICH7 Strapping table
Name Type Voltage Default Functional Function
GPI6GPI+VCC3I/OGPIO6
D D
C C
GPIO10
GPIO24
GPIO28
GPIO26
GPIO27
GPIO34
GPIO35
GPIO39
GPIO38 I/O +VCC3 GPI GPO38
GPIO8 I/O GPI GPI8
GPIO9 I/O GPI GPI9+3VSB
ITE8755 GPIO Table
I/O GPI10
I/O
I/O
I/O
I/O
I/O
I/O
Name Type Voltage Functional Description Function
GP12 PCI Reset 1# / GPIO 12
DIOD8GP14
GP40 3VSBSW# / GPIO 40
DIOD8
GPI
+3VSB
LDRQ1#+VCC3
LDRQ1#GPIO23
GPO
+3VSB
+3VSB GPO28
+3VSB
+3VSBI/O
+VCC3
+VCC3 GPI
+3VSB
GPO24
GPO
GPO
GPO26
GPO
GPO27
GPO+VCC3I/O GPO34
GPI GPO35
GPO39
Default
GPO25
GPO26
VCCH
PCI Reset 1
+VCCDIOD8
+VCC
VCCH
#
PECI Request
3VSBSW#
GPIO25VCCHDIOD8GP25
GPIO26GP26 DIOD8
PECI Request /GPIO14
CLR_COMS
LAN DSM function Detect
FRONT_AUD_DET
CPU Variable SET
USBPWR_FR
USBPWR_RE
LAN DSM function control
Chassis ID 1
Chassis ID 2
COM1 detect
COM header detect
0 with com header
*1 without com header
SPDIFOUT header detect
0 with spdifout header
*1 without spdifout header
Y LED CONTROL
G LED CONTROL
WT_BEEP
ICH_THRM_L
DIMM_5VDUAL CONTROL
G41 Strapping table
Name Strapping
SDVO_CTRLDATA
sample during reset
B B
DDPC_CTRLDATA
sample during reset
TCEN
ITPM
1 Enable the digital Port B
0 Disabled the digital Port B(DEFAULT INTERNAL PD)
1 Enable the digital Port C
0 Disabled the digital Port C(DEFAULT INTERNAL PD)
TLS Confidentiality Enable(Transport Layer Security Straps)
*0 = Disable TLS (DEFAULT)
1 = Enable TLS
Integrated TPM Enable
0 = Enable Intel TPM
*1 = Disable Intel TPM (DEFAULT)
Name Strapping
GPO25
internal pull-up
GNT5_L : GNT4_L
internal pull-up
TP_SF21
(ICH PIN F21:TP3)
internal pull-up
ICH_HDSDOUT :bit1
ICH_HDSYNC :bit0
internal pull-down
ICH_INTVRMEN
SPKR
internal pull-down
DMI AC/DC Coupling Selection(Sampled on Rising Edge of RSMRST#)
1 the DMI interface is strapped to operate in DC coupled mode
*0 the DMI interface is strapped to operate in AC coupled mode(Default)
BOOT BIOS DESTINATION SELECTION(Sampled on rising edge of PWROK)
* 0 : 1 Flash Cycles Routed to SPI(Default)
1 : 0 Flash Cycles Routed to PCI
1 : 1 Flash Cycles Routed to LPC
0 : 0 Reserved
XOR Chain Entrance(Sampled on rising edge of PWROK): low enable
(This signal should not be pulled low unless using XOR Chain testing.)
PCI Express Port Configuration
(Sampled on rising edge of PWROK when TP3 is not pulled low at the rising edge of PWROK)
11 = 1 x4, Port 1 (x4)
10 = Reserved
01 = Reserved
*00 = 4 x1s, Port 1 (x1), Port 2 (x1), Port 3 (x1), Port 4 (x1)
Integrated VccSus1_05 VRM Enable/Disable
*1 Enable
0 Disabled
No Reboot mode(ICH7 will disable the TCO Timer system reboot feature)
1 Enable
*0 Disabled
Support HDMI audio table
*
HDMIa(Page10)
HDMIb(Page10)
HDMIc(Page11)
HDMId(Page11)
HDMIe(Page20)
HDMIf(Page21)
HDMIg(Page21)
HDMIh(Page29)
HDMIi(Page33) X V
X
V
+3VSB
HDMI EnableHDMI Disable
+1P5_SB
+ICH_1P5V+VCC3
+ICH_1P5V+VCC3
PCI ROUTING TABLE
REQ#INT#DEVICE IDSEL
F/G/H/E18 GNT0REQ0PCI1
(Sampled on rising edge of PWROK)
VX
XV
V
X
VX
GNT#
EXP_SLR
EXP_SM
TP_MF20
A A
(DualX8_Enable)
PCI Express* Static Lane Reversal/Form Factor Selection
*1 Normal operation (ATX) (DEFAULT)
0 (G)MCH PCI Express lane numbers are reversed (BTX)
Concurrent PCI Express Port Enable
*1 Both SDVO and PCI Express are operating simultaneously via the PCI Express port (DEFAULT)
0 Only SDVO or PCI Express is operational
2x8 PEG Port Bifurcation:
*1 1x16 PCI Express Port Enabled(DEFAULT)
0 2x8 PCI Express Ports Enabled
5
4
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
3
2
Date: Sheet
GPIO/STRAP
GPIO/STRAP
GPIO/STRAP
L-IG41M3
L-IG41M3
L-IG41M3
1
1.1
1.1
1.1
of
of
of
238Monday, August 31, 2009
238Monday, August 31, 2009
238Monday, August 31, 2009
5
D D
VGA
PAGE 15
4
Intel P4 Processor Core 2 Duo
& Core 2 Quad & Dual Core
FSB : 800MHz & Freq : 200MHz
FSB : 1066MHz & Freq : 266MHz
FSB : 1333MHz & Freq : 333MHz
3
INTEL
LGA 775 pin
BW : 10GB/s
PAGE 4-6
2
McCreary(Corporate)
Eaglelake Q:
Eaglelake G:
*
Eaglelake P:
BearLake
EagleLake
*
PCB:244*224*1.5mm 4L
1080:50 ohm +/-15%(4 mil)
Corporate Integrated Graphics
Boulder Creek(consumer)
Consumer Integrated Graphics
Consumer Discrete Graphics
PCB
1
Total
Thickness
62 mil
59 mil
,vPro
,VIIV
Core Prepreg
50 mil
47 mil
DDR3 :800/1066MHz
HDMI
PAGE 14/15
PCIEx16
C C
PAGE 13 PAGE 17
BW : 8G/s @Freq : 100MHz
USB1
2 ports
USB2
2 ports
USBLAN
2 ports
USB X2
BW : 480MB/s @Freq : 48MHz
PAGE 22
USB 2.0
INTEL
G41
GMCH
INTEL
ICH 7
PAGE 8-12
BW : 2GB/s
BW : 500MB/s @Freq : 100MHz
BW : 500MB/s @Freq : 100MHz
2 ports
BW : 133MB/s @Freq : 33MHz
CHANNEL-A
CHANNEL-B
PCIE X1_1
REALTEK
8102EL/8103EL
8111DL
DIMM1: DDR3 Socket 240P
DIMM2: DDR3 Socket 240P
PCIE X1_2
PAGE 23
PAGE 25
PAGE 23
USBLAN
RJ45
PAGE 25
PS. USBLAN is RJ45+2 port USB conn
PAGE 16
PAGE 18-21
B B
Line In
Line Out
Mic In
SPDIF OUT
SATA1 7Pin
SATA2 7pin
HD Audio Codec
ALC662
PAGE 29PAGE 30
PAGE 19
SATA-II
BW : 3G/s
SPI ROM
PAGE 23
ITE 8755
Super I/O
64pin
PAGE 26
PCI Slot 120pin @ AD18
PAGE 27
PS2 KB/MS
PAGE 24
SATA3 7Pin
A A
5
SATA4 7pin
COM
PAGE 27
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
4
3
2
Date: Sheet
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
System Block Diagram
System Block Diagram
System Block Diagram
L-IG41M3
L-IG41M3
L-IG41M3
1
of
of
of
338Monday, August 31, 2009
338Monday, August 31, 2009
338Monday, August 31, 2009
1.1
1.1
1.1
5
CPU1A
CPU1A
CPU1B
CPU1B
LGA-775P-S
LGA-775P-S
AB6
AA4
AD6
AA5
AB5
AC5
AB4
AF5
AF4
AG6
AG4
AG5
AH4
AH5
AC4
AE4
AD5
L5
A3
P6
A4
M5
A5
L4
A6
M4
A7
R4
A8
T5
A9
U6
A10
T4
A11
U5
A12
U4
A13
V5
A14
V4
A15
W5
A16
N4
RSVD
P5
RSVD
K4
REQ0
J5
REQ1
M6
REQ2
K6
REQ3
J6
QEQ4
R6
ADSTB0
A17
W6
A18
Y6
A19
Y4
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
AJ5
A34
AJ6
A35
RSVD
RSVD
ADSTB1
LGA-775P-S
LGA-775P-S
H_A38
H_A48
H_A58
H_A68
H_A78
H_A88
H_A98
H_A108
H_A118
H_A128
D D
C C
B B
GND
GND
H_A138
H_A148
H_A158
H_A168
TP_HN435
TP_HP535
H_REQ08
H_REQ18
H_REQ28
H_REQ38
H_REQ48
H_ADSTB08
H_A178
H_A188
H_A198
H_A208
H_A218
H_A228
H_A238
H_A248
H_A258
H_A268
H_A278
H_A288
H_A298
H_A308
H_A318
H_A328
H_A338
H_A348
H_A358
TP_HAC435
TP_HAE435
H_ADSTB18
H_SMI_L19
H_A20M_L19
H_FERR_L19
H_INTR19
H_NMI19
IGNNE_L19
H_STPCLK_L19
TP_HA2335
TP_HB2335
TP_HC2335
H_VID031
H_VID131
H_VID231
H_VID331
H_VID431
H_VID531
H_VID631
H_VID731
CK_CPU_P7
CK_CPU_N7
H_THERMDA26
H_THERMDC26
TP_HAL835
TP_HAL735
TP_HF2935
TP_HG635
H_PECI26
TP_HAL335
R353 51-04R353 51-04
+H_1P5V
FC21
TP_HN4
TP_HP5
TP_HAC4
TP_HAE4
P2
SMI
K3
A20M
R3
FERR/PBE
K1
LINT0
L1
LINT1
N2
IGNNE
M3
TP_HA23
TP_HB23
TP_HC23
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5 H_COMP1
H_VID6
H_VID7
H_SELECT
H_SKTOCC
H_THERMDA
H_THERMDC
VCC_SEN_1
VSS_SEN_1
VCC_PKG_1
VSS_PKG_1
TP_HAL8
TP_HAL7
TP_HF29
TP_HG6
TP_HAL3
STPCLK
A23
VCCA
B23
VSSA
C23
VCCIOPLL
D23
VCC_PLL
AM2
VID0
AL5
VID1
AM3
VID2
AL6
VID3
AK4
VID4
AL4
VID5
AM5
VID6
AM7
VID7
AN7
VID-SELECT
F28
BCLK0
G28
BCLK1
AE8
SKTOCC
AL1
THERMDA
AK1
THERMDC
AJ7
VSS
AH7
VSS
AN3
VCC_SENSE
AN4
VSS-SENSE
AN5
VCC_MB_REGULATION
AN6
VSS_MB_REGULATION
AL8
VCC
AL7
VSS
F29
RSVD
F6
FC21
G6
RSVD
G5
PECI
AL3
VRDSEL
ADS
BNR
FC35
BPRI
DBSY
DRDY
HITM
IERR
LOCK
TRDY
FC36
DEFER
FC37
FC29
FC30
BR0
TESTHI_8
TESTHI_9
TESTHI_10
FC31
FC32
FC33
FC34
GTLREF0
GTLREF1
FC10
FC15
RESET
RS0
RS1
RS2
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
HOLE_GND
INIT
4
D2
C2
D4
HIT
H4
G8
B2
C1
E4
AB2
P3
C3
E3
AD3
G7
AB3
U2
U3
F3
G3
G4
H5
J16
H15
H16
J17
H1
H2
E24
H29
G23
B3
F5
A3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
TP_HH4
TP_HAD3
TP_HAB3
TP_HU2
TP_HU3
TP_HJ16
TP_HH15
TP_HH16
TP_HJ17
CPU_GTLREF0
CPU_GTLREF1
TP_HE24
TP_HH29
H_RST
GND
TESTHI_0
TESTHI_1
TESTHI_2
TESTHI_3
TESTHI_4
TESTHI_5
TESTHI_6
TESTHI_7
TESTHI_11
TESTHI_12
TESTHI_13
PWRGOOD
PROCHOT
THERMTRIP
GTLREF2
GTLREF3
BOOTSELECT
H_ADS 8
H_BNR 8
H_HIT 8
TP_HH4 35
H_BPRI 8
H_DBSY 8
H_DRDY 8
H_HITM 8
H_IERR 5
H_INIT_L 19
H_LOCK 8
H_TRDY 8
TP_HAD3 35
H_DEFER 8
TP_HAB3 35
TP_HU2 35
TP_HU3 35
H_BR0 5,8
H_BPM3_2 5
H_BPM2_2 5
H_TESTHI10 5
TP_HJ16 35
TP_HH15 35
TP_HH16 35
TP_HJ17 35
TP_HE24 35
TP_HH29 35
H_RST 5,8
H_RS0 8
H_RS1 8
H_RS2 8
20090423 add HOLE_GND pin1~16
F26
W3
F25
G25
G27
G26
G24
F24
P1
W2
L2
H_FORCEPH
AK6
FC8
N1
AL2
H_THERMTRIP
M2
H_COMP0
A13
COMP0
T1
COMP1
COMP2
COMP3
FC3
FC4
FC17
FC18
COMP8
FC27
FC28
FC23
FC26
RSVD
MSID1
MSID0
RSVD
FC39
G2
R1
J2
T2
Y3
AE3
B13
G1
U1
A24
E29
F2
G10
AH2
V1
W1
Y1
V2
AA2
H_COMP2
H_COMP3
H_COMP4
H_DPRSTP_L
PSI_L
H_COMP7
H_COMP8
H_DCLKPH2
TP_HE29
CPU_GTLREF2
CPU_GTLREF3
TP_HAH2
H_MSID1
H_MSID0
CPU_BOOT
TP_HV2
TP_HAA2
3
IC Variable GTLREF SETUP
0616 UPDATA
CPU_GPO24
CPU_GPO2420
SB_GPIO24 SB_GPIO28 CPU Ctrlref1 <Ferq 1333MTs>
0%0 61.5
0
R412 1K-04R412 1K-04
Yorkfield C0/M0
%
63
Yorkfield C1/M1 & all
1
future steppings(ATX)
%0165
Yorkfield C1/M1 & all
future steppings(BTX)
167%1
CPU_GPO28
CPU_GPO2820
H_TESTHI0 5
H_TESTHI1 5
H_TESTHI2-7 5
H_DPSLP_L 5
H_TESTHI-M 5
H_SLP_L 5,10,19
H_CPUPWRGD 20
H_PROCHOT 20
R336 0-04R336 0-04
H_DPRSTP_L 5,10
H_BPM0_2 5
H_TESTHI-M 5
TP_HE29 35
TP_HAH2 35
R374 1K-04-OR374 1K-04-O
R379 1K-04-OR379 1K-04-O
TP_HV2 35
TP_HAA2 35
R357 51-04R357 51-04
R411 1K-04R411 1K-04
H_THERMTRIP_L 19
R180 1K-04-OR180 1K-04-O
GND
+VTT_OUT_R
GND
CPU_GPO24_1
CPU_GPO28_1
2
+12V
R400
R400
DS
1K-04
1K-04
Q51_G
G
Q51_S
Q55
Q55
B
2N3904-S
2N3904-S
E C
GND GND
+12V
R403
R403
1K-04
1K-04
Q50_G
G
Q54
Q54
B
2N3904-S
2N3904-S
E C
GND GND
+VTT_OUT_R +VTT_OUT_R
R389
R389
57.6-1-04-O
57.6-1-04-O
CPU_GTLREF2_L
R383
R383
100-1-04-O
100-1-04-O
H_COMP4
H_COMP8
H_COMP0
H_COMP1
H_COMP2
H_COMP3
R338
R338
49.9-1-04
49.9-1-04
Q51
Q51
2N7002-S
2N7002-S
R397
R397
576-1-04
576-1-04
DS
Q50
Q50
2N7002-S
2N7002-S
Q50_S
R398
R398
1.3K-1-04
1.3K-1-04
+VTT_OUT_R
CPU_GTLREF1_L
+VTT_OUT_R
R355 10-04-OR355 10-04-O
C298
C298
1U-X7R-O
1U-X7R-O
R333
R333
49.9-1-04
49.9-1-04
PSI_L
H_COMP7
Wolfdale,Yorkfield
PSI
Enable
Disable
CPU1
R382
R382
49.9-1-04
49.9-1-04
R381
R381
100-1-04
100-1-04
R390
R390
57.6-1-04
57.6-1-04
CPU_GTLREF0_L
R384
R384
100-1-04
100-1-04
CPU_GTLREF2
C283
C283
220P-04-O
220P-04-O
GND GND
R334 49.9-1-04-OR334 49.9-1-04-O
R339
R339
49.9-1-04
49.9-1-04
GND
R371 49.9-1-04R371 49.9-1-04
R326 49.9-1-04-OR326 49.9-1-04-O
E-step and later
C-step
IF USE IC Variable GTLREF THE CPU1=49.9ohm
IF NO USE IC Variable GTLREF THE CPU1=57.6ohm
R370 10-04R370 10-04
C293
C293
1U-X7R
1U-X7R
R372 10-04R372 10-04
C299
C299
1U-X7R
1U-X7R
R221
R221
49.9-1-04
49.9-1-04
CPU_GTLREF1
C285
C285
220P-04
220P-04
GND
0.635VTT
CPU_GTLREF0
GND
CPU_GTLREF3_L
+VTT_OUT_L
R218
R218
24.9-1-04
24.9-1-04
R302
R302
130-1-04-O
130-1-04-O
C284
C284
220P-04
220P-04
R388
R388
57.6-1-04-O
57.6-1-04-O
R387
R387
100-1-04-O
100-1-04-O
C292 1U-X7R-OC292 1U-X7R-O
H_PROCHOT 20
R350 0-04R350 0-04
R378 10-04-OR378 10-04-O
C302
C302
1U-X7R-O
1U-X7R-O
1
R349 0-04R349 0-04
+VTT_OUT_R
CPU_GTLREF2
CPU_GTLREF3
CPU_GTLREF3
C291
C291
220P-04-O
220P-04-O
GND
+H_1P5V
C142
C142
.1U-X7-04
.1U-X7-04
C295 .1U-X7-04C295 .1U-X7-04
R296
R296
130-1-04-O
130-1-04-O
H_FORCEPH
GND
C143
C143
10U-08
10U-08
A A
+3VSB
VCC_SEN31
VSS_SEN31
VCC_PKG31
VSS_PKG31
SU15 Short PADSU15 Short PAD
SU16 Short PADSU16 Short PAD
SU17 Short PADSU17 Short PAD
SU18 Short PADSU18 Short PAD
5
VCC_SEN_1
VSS_SEN_1
VCC_PKG_1
VSS_PKG_1
20090324 OPEN,H_SKTOCC is output pin for CPU
R347
R347
10K-04-O
10K-04-O
H_SKTOCC H_SELECT
4
+VTT_OUT_R
R348
R348
680-04
680-04
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
CPU-SOCKET LG775-1
CPU-SOCKET LG775-1
CPU-SOCKET LG775-1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
3
2
Date: Sheet
L-IG41M3
L-IG41M3
L-IG41M3
438Monday, August 31, 2009
438Monday, August 31, 2009
438Monday, August 31, 2009
1
1.1
1.1
1.1
of
of
of
5
CPU1C
CPU1C
H_D08
H_D18
H_D28
H_D38
H_D48
H_D58
H_D68
H_D78
H_D88
H_D98
H_D108
D D
C C
+FSB_VTT
+VTT_OUT_R
B B
+VTT_OUT_R
+VTT_OUT_L
+VTT_OUT_L
A A
H_D118
H_D128
H_D138
H_D148
H_D158
H_DBI08
H_STBN08
H_STBP08
H_D168
H_D178
H_D188
H_D198
H_D208
H_D218
H_D228
H_D238
H_D248
H_D258
H_D268
H_D278
H_D288
H_D298
H_D308
H_D318
H_DBI18
H_STBN18
H_STBP18
5
B4
C5
A4
C6
A5
B6
B7
A7
A10
A11
B10
C11
D8
B12
C12
D11
A8
C8
B9
G9
F8
F9
E9
D7
E10
D10
F11
F12
D13
E13
G13
F14
G14
F15
G15
G11
G12
E12
R176 51-04R176 51-04
R177 51-04R177 51-04
R363 62-04R363 62-04
R307 62-04R307 62-04
R332 62-04R332 62-04
R330 49.9-1-04R330 49.9-1-04
R346 51-04R346 51-04
R335 51-04R335 51-04
R337 51-04R337 51-04
R359 51-04R359 51-04
R331 51-04R331 51-04
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
DBI0
DSTBN0
DSTBP
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
DBI1
DSTBN1
DSTBP1
LGA-775P-S
LGA-775P-S
GND
C269
C269
22P-04-O
22P-04-O
D32
D33
D34
D35
D36
D37
D38
D39
D40
D41
D42
D43
D44
D45
D46
D47
DBI2
DSTBN2
DSTBP2
D48
D49
D50
D51
D52
D53
D54
D55
D56
D57
D58
D59
D60
D61
D62
D63
DBI3
DSTBN3
DSTBP3
H_TESTHI0 4
H_TESTHI2-7 4
H_IERR 4
H_RST 4,8
H_BR0 4,8
H_DPRSTP_L 4,10
H_TESTHI1 4
H_TESTHI10 4
H_DPSLP_L 4
H_TESTHI-M 4
H_SLP_L 4,10,19
G16
E15
E16
G18
G17
F17
F18
E18
E19
F20
E21
F21
G21
E22
D22
G22
D19
G20
G19
D20
D17
A14
C15
C14
B15
C18
B16
A17
B18
C21
B21
B19
A19
A22
B22
C20
A16
C17
4
H_D32 8
H_D33 8
H_D34 8
H_D35 8
H_D36 8
H_D37 8
H_D38 8
H_D39 8
H_D40 8
H_D41 8
H_D42 8
H_D43 8
H_D44 8
H_D45 8
H_D46 8
H_D47 8
H_DBI2 8
H_STBN2 8
H_STBP2 8
H_D48 8
H_D49 8
H_D50 8
H_D51 8
H_D52 8
H_D53 8
H_D54 8
H_D55 8
H_D56 8
H_D57 8
H_D58 8
H_D59 8
H_D60 8
H_D61 8
H_D62 8
H_D63 8
H_DBI3 8
H_STBN3 8
H_STBP3 8
C306 .1U-X7-04C306 .1U-X7-04
C305 .1U-X7-04C305 .1U-X7-04
GND
+VTT_OUT_R
+VTT_OUT_L
H_BPM0_2 H_BPM0
H_BPM1_2
H_BPM2_2
H_BPM3_2
DEFAULT BPM RES: EMPTY BACKSIDE COMPONENTS
STUFF BPM RES: BACKSIDE COMPONENTS FOR KENTSFIELD SUPPORT
+VTT_OUT_R
+FSB_VTT
4
R343 62-04R343 62-04
R342 62-04R342 62-04
R341 62-04R341 62-04
R327 62-04R327 62-04
R340 62-04R340 62-04
GND
RN19 51-8P4RRN19 51-8P4R
12
34
56
78
RN23 0-8P4R-ORN23 0-8P4R-O
RN22 51-8P4RRN22 51-8P4R
12
34
56
78
R351 51-04R351 51-04
R364 51-04R364 51-04
RN7 470-8P4RRN7 470-8P4R
SYS_RST_L20,28
TP_HAK335
TP_HAJ435
H_BSEL07,10
H_BSEL17,10
H_BSEL27,10
TP_HN535
TP_HE735
TP_HAE635
TP_HD1635
TP_HA2035
TP_HE2335
H_BPM0_2
H_BPM1_2
H_BPM2_2
H_BPM3_2
12
34
56
78
12
34
56
78
H_BPM4
H_BPM5
H_BPM0
H_BPM1
H_BPM2
H_BPM3
H_BPM1
H_BPM2
H_BPM3
H_TMS
H_TRST
H_TDO
H_TCK
H_TDI
H_BSEL0
H_BSEL1
H_BSEL2
3
H_TCK
H_TDI
H_TDO
H_TMS
H_TRST
H_BPM0
H_BPM1
H_BPM2
H_BPM3
H_BPM4
H_BPM5
H_BSEL0
H_BSEL1
H_BSEL2
H_BPM1_2
H_BPM0_2 4
H_BPM2_2 4
H_BPM3_2 4
3
AE1
AD1
AF1
AC1
AG1
AD2
AG2
AF2
AG3
AC2
AK3
G29
H30
G30
AE6
D16
A20
E23
2
CPU1D
CPU1D
TCK
TDI
TDO
TMS
TRST
AJ2
BPM0
AJ1
BPM1
BPM2
BPM3
BPM4
BPM5
DBR
ITPCLK0
AJ3
ITPCLK1
BSEL0
BSEL1
BSEL2
N5
RSVD
C9
FC41
E7
RSVD
RSVD
RSVD
RSVD
RSVD
VR_READY31
LGA-775P-S
LGA-775P-S
+VTT_OUT_R
C290
C290
180P-04-O
180P-04-O
GND GND GND GND GND GND
+FSB_VTT
C327
C327
.1U-X7-04
.1U-X7-04
2
VTT_PWRGD
VTT_OUT_RIGHT
VTT_OUT_LEFT
20090325 change 3vsb to 5vsb For EuP
+5VSB
R361
R361
1K-04
1K-04
R395
R395
R368
R368
4.7K-04
4.7K-04
10K-04
10K-04
Q46_C
Q46_B
Q46
Q46
B
2N3904-S
2N3904-S
E C
C347
C347
.1U-X7-04-O
.1U-X7-04-O
VTT_SET
GND
A29
VTT
B25
VTT
B29
VTT
B30
VTT
C29
VTT
A26
VTT
B27
VTT
C28
VTT
A25
VTT
A28
VTT
A27
VTT
C30
VTT
A30
VTT
C25
VTT
C26
VTT
C27
VTT
B26
VTT
D27
VTT
D28
VTT
D25
VTT
D26
VTT
B28
VTT
D29
VTT
D30
VTT
AM6
AA1
J1
F27
TP_HF23
F23
RSVD
RSVD
RSVD
FC20
FC22
RSVD
20090325
1K To 4.7k
C356
C356
2.2U
2.2U
TP_HD14
D14
TP_HE6
E6
H_DCLKPH
E5
H_ACLKPH
J3
TP_HD1
D1
+VCC3
R391
R391
1K-04
1K-04
DS
Q45
Q45
2N7002-S
2N7002-S
G
20090325
C308
C308
3904 To 2N7002
1U-X7R-O
1U-X7R-O
20090322 ADD
Title
Title
Title
CPU-SOCKET LG775-2
CPU-SOCKET LG775-2
CPU-SOCKET LG775-2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
+FSB_VTT
VR_READY
+VTT_OUT_L
TP_HF27 35
TP_HF23 35
TP_HD14 35
TP_HE6 35
TP_HD1 35
R392
R392
100K-04
100K-04
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
L-IG41M3
L-IG41M3
L-IG41M3
R354
R354
1K-04-O
1K-04-O
GND
1
C307
C307
1U-X7R-O
1U-X7R-O
1
+VTT_OUT_R
C286
C286
C311
C311
.1U-X7-04
.1U-X7-04
.1U-X7-04
.1U-X7-04
GND
R356
R356
1K-04-O
1K-04-O
ICH_VRM_PWRGD 7,20
of
of
of
538Monday, August 31, 2009
538Monday, August 31, 2009
538Monday, August 31, 2009
1.1
1.1
1.1
5
GND
CPU1E
CPU1E
D D
AF29
AF28
AF27
AF26
AF25
AG22
AM26
AE12
AE11
AC25
AN14
AD28
AC29
AC27
C C
AM18
AM19
AC26
AF15
AE14
AC24
AC23
AN26
AN25
AN11
AN18
AD24
AE23
AE22
AN19
AE21
AM30
B B
AE19
AC30
AE15
AN21
AC28
AE18
AD25
AD26
F7
AK9
K29
W23
W24
W25
T25
Y28
AL18
W30
Y30
Y26
M29
U24
J23
AB8
J8
J28
T30
AM9
AC8
N23
W29
U29
Y23
Y27
Y25
U27
V8
K8
M30
K27
M24
T8
N25
W26
M8
N30
AJ26
AA8
AG8
LGA-775P-S
LGA-775P-S
GND
GND
GND
GND
GND
GND
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
AE13
AF30
H28
GND
GND
GND
AF20
AG23
AB25
AB24
AB23
AA30
AG10
GND
GND
GNDN3GND
GNDF4GND
GND
VCCP
VCCP
GND
GND
GND
GNDE8GND
GND
M25
M26
AG13
AG16
AG17
AG20
AM29
GNDM7GND
VCCP
AN16
GND
VCCPL8VCCP
AB26
GND
U25
AN17
AB27
GND
GND
VCCP
VCCPY8VCCP
AJ12
AB28
AD27
AB29
GNDM1GND
VCCP
VCCP
VCCP
U23
N27
M23
AG29
GNDL6GNDL7GND
VCCP
AB30
GND
VCCP
AM22
AK24
U28
GND
VCCP
AJ4
AE26
AH1
C13
GND
GND
GNDV7GND
VCCP
VCCPU8VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
K28
AK18
T29
K24
AD8
AK12
AH28
AH21
AH22
AM14
VCCP
VCCP
AM25
A18
GNDA2GNDE2GNDD9GNDC4GNDA6GNDD6GNDD5GNDA9GNDB1GNDB5GNDD3GNDB8GND
VCCP
VCCP
VCCP
VCCP
VCCP
J22
Y29
AE9
AK25
AK19
AG15
VCCP
4
AN13
AA27
AA26
AA25
AA24
E26
V30
V29
V28
V27
E20
AN10
V25
V24
V23
E25
R29
R28
R27
R26
R25
R24
R23
P30
P29
AF16
AE10
AF13
GND
GND
GNDP4GND
GNDP7GND
GND
GND
GNDR2GND
GND
GNDR5GND
GNDR7GND
GND
GND
GNDT3GND
GND
GNDT6GND
GND
GND
GND
GND
GND
GNDU7GND
GND
GND
GNDV3GND
GND
GND
GND
GNDH6GND
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCPR8VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
J25
J19
J15
AJ18
J20
AN8
W27
AJ22
AG12
AL25
AH18
AH26
AH30
T24
U30
AL21
AG21
AG25
AM21
J10
T23
AK22
AK26
AH14
AN29
AG11
AJ15
AG26
J26
J18
J21
AN9
AL15
AF18
AK15
AH15
AG27
GND
VCCP
AA28
AF11
VCCP
3
AA7
H23
AA6
H10
H22
H21
H19
H20
H18
AB7
H17
AJ24
AM17
AC3
H14
P28
AK2
P27
P26
AM28
AJ13
P25
AJ20
P23
L30
L29
D15
AL27
AA29
L27
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GNDV6GND
GND
GND
GND
GND
GND
GNDW4GND
GNDW7GND
GNDC7GND
GND
GND
GND
GNDY7GND
GND
GNDN6GNDN7GND
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCPP8VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
J29
AG14
J11
T26
AJ8
K25
AJ25
K23
AL19
AM8
N28
AH9
N29
AL30
T27
U26
AJ19
AL22
AH12
AN15
AJ9
K30
AF8
AJ21
AJ11
AL11
AL14
AK21
AD23
AG30
AM15
AM11
AL12
AK11
AN30
AH25
GND
VCCP
2
AF3
AK5
AJ16
AF6
AK29
AJ17
F22
AH3
AK10
AM10
F16
AJ23
F13
AG7
F10
L26
AD4
H11
L24
L23
AM23
A15
AH10
B24
H27
A21
AJ29
AE2
AK27
AK28
B20
AM20
H26
B17
H25
H24
AA3
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GNDL3GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCPJ9VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCPW8VCCP
VCCP
VCCP
J13
J24
J12
J27
T28
N26
AF9
AK8
AG9
AJ14
AF22
AN12
AL26
AH11
AH19
AH29
AH27
AG28
AM12
AL9
W28
AD30
AG19
AF21
J30
Y24
M27
AF14
AK14
AG18
AL29
J14
N24
AH8
AD29
AN22
GND
VCCP
AJ10
K26
GND
VCCP
AJ30
AF19
GND
VCCP
AH24
AM13
GND
GND
VCCPN8VCCP
AF12
1
AE7
AN28
AN27
AF24
AF23
AG24
AF17
AN24
GND
GND
GND
GND
GND
GND
GND
GND
H3
GND
Y2
GND
P24
GND
AE20
GND
AE17
GND
E27
GND
AH23
GND
AE5
GND
AH20
GND
AH17
GND
E17
GND
AK17
GND
AH16
GND
AD7
GND
AH13
GND
F19
GND
AJ28
GND
AE27
GND
AE25
GND
AM16
GND
C16
GND
AH6
GND
AC7
GND
AC6
GND
H13
GND
H8
GND
H9
GND
AN23
GND
AM24
GND
AE24
GND
AF10
GND
AN20
GND
AE30
GND
J4
GND
K5
GND
AE29
GND
AE28
GND
J7
GND
L25
GND
A12
GND
AL23
GND
D24
GND
AK30
GND
E28
GND
C19
GND
AL17
GND
AL13
GND
AM1
GND
AM27
GND
AK20
GND
AK16
GND
AN2
GND
D18
GND
AL20
GND
D21
GND
AK13
GND
AL24
GND
AL16
GND
E11
GND
Y5
GND
L28
GND
E14
GND
H7
GND
AK7
GND
AF7
GND
H12
GND
AK23
GND
AL10
GND
B11
GND
AE16
GND
K7
GND
B14
GND
AN1
GND
C22
GND
K2
GND
C24
GND
D12
GND
C10
GND
T7
GND
R30
GND
VCCP
GND
GND
GND
GND
GND
GND
V26
AB1
M28
AM4
AJ27
AL28
AA23
A A
GND
+VCORE
+VCORE
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
CPU-SOCKET LG775-3
CPU-SOCKET LG775-3
CPU-SOCKET LG775-3
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet of
L-IG41M3
L-IG41M3
L-IG41M3
1
638Monday, August 31, 2009
638Monday, August 31, 2009
638Monday, August 31, 2009
1.1
1.1
1.1
of
of
5
4
3
2
1
CK_CPU_P4
CK_CPU_N4
CK_MCH_P8
CK_MCH_N8
MCH100M_P8
MCH100M_N8
DOT96M_P10
D D
C C
B B
DOT96M_N10
KG_GBE_CLKP25
KG_GBE_CLKN25
SATA100M_P19
SATA100M_N19
DOTREF100M_P10
DOTREF100M_N10
ICH100M_P18
ICH100M_N18
PEX2_100M_P23
PEX2_100M_N23
PEX16_100M_P13
PEX16_100M_N13
PEX1_100M_P23
PEX1_100M_N23
H_BSEL15,10
H_BSEL05,10
H_BSEL25,10
SIO33M26
PCIB33M24
ICH33M18
SIO48M26
USB48M18
ICH14M20
ICH_VRM_PWRGD5,20
SMBCLK13,16,17,20,23,24
SMBDATA13,16,17,20,23,24
SMBCLK
R104 0-04R104 0-04
SMBDATA
R106 0-04R106 0-04
CK_CPU_P
R118 0-04R118 0-04
CK_CPU_N
R119 0-04R119 0-04
CK_MCH_P
R132 0-04R132 0-04
CK_MCH_N
R136 0-04R136 0-04
MCH100M_P
R142 0-04R142 0-04
MCH100M_N
R146 0-04R146 0-04
DOT96M_P
R147 0-04R147 0-04
DOT96M_N
KG_GBE_CLKP
KG_GBE_CLKN
DOTREF100M_P
DOTREF100M_N
PEX2_100M_P
PEX2_100M_N
PEX16_100M_P
PEX16_100M_N
PEX1_100M_P
PEX1_100M_N
R148 0-04R148 0-04
R153 0-04R153 0-04
R154 0-04R154 0-04
SATA100M_P
R155 0-04R155 0-04
SATA100M_N
R156 0-04R156 0-04
R157 0-04R157 0-04
R159 0-04R159 0-04
ICH100M_P
R164 0-04R164 0-04
ICH100M_N
R165 0-04R165 0-04
R166 0-04R166 0-04
R167 0-04R167 0-04
R170 0-04R170 0-04
R171 0-04R171 0-04
R172 0-04R172 0-04
R175 0-04R175 0-04
20090324 add for lenovo(SI reserve)
CK_CPU_P
CK_CPU_N
CK_MCH_P
CK_MCH_N
MCH100M_P
MCH100M_N
DOT96M_P
DOT96M_N
KG_GBE_CLKP
KG_GBE_CLKN
SATA100M_P
SATA100M_N
DOTREF100M_P
DOTREF100M_N
ICH100M_P
ICH100M_N
PEX2_100M_P
PEX2_100M_N
PEX16_100M_P
PEX16_100M_N
PEX1_100M_P
PEX1_100M_N
H_BSEL1
H_BSEL0
H_BSEL2
SIO33M
PCIB33M
ICH33M
SIO48M
USB48M
ICH14M
ICH_VRM_PWRGD
SMBDATA
SMBCLK_ICLK
SMBDATA_ICLK
CK_CPU_P_1
CK_CPU_N_1
CK_MCH_P_1
CK_MCH_N_1
MCH100M_P_1
MCH100M_N_1
DOT96M_P_1
DOT96M_N_1
KG_GBE_CLKP_1
KG_GBE_CLKN_1
SATA100M_P_1
SATA100M_N_1
DOTREF100M_P_1
DOTREF100M_N_1
ICH100M_P_1
ICH100M_N_1
PEX2_100M_P_1
PEX2_100M_N_1
PEX16_100M_P_1
PEX16_100M_N_1
PEX1_100M_P_1
PEX1_100M_N_1
20090629 change footprint to 0603 for somkeless issue
PB12 0PB12 0
C120
C120
.1U-X7-04
.1U-X7-04
CFG_0 & CFG_1 Configuration
A A
5
+CK3V
U13
U13
16
VDD_PLL3
9
VDD48
2
VDDPCI
53
VDDREF
31
VDDSRC
47
VDDCPU
12
VDD96I/O
20
VDDPLL3I/O
26
VDDSRCI/O
37
VDDSRCI/O
41
40
52
51
50
48
49
56
55
15
19
11
44
23
34
C112
C112
.1U-X7-04
.1U-X7-04
VDDCPU_I/O
CFG_1
XTAL_IN
XTAL_OUT
GNDREF
CK_PWRGD/PD#
FSLB/TEST_MODE
SCLK
SDATA
GND
GND_PLL3
GND48
GNDCPU
8
GNDPCI
GNDSRC
GNDSRC
SLG8XP548T
SLG8XP548T
C113
C113
.1U-X7-04
.1U-X7-04
X2 X-14.318MX2 X-14.318M
C90
C90
33P-04
33P-04
GND
C104
C104
.1U-X7-04
.1U-X7-04
GND
GND
C121
C121
10U-08
10U-08
CFG_1
XTAL_IN
XTAL_OUT
CK_PWRGD
FSLB
SMBCLK_ICLK
SMBDATA_ICLK
C115
C115
.1U-X7-04
.1U-X7-04
0.1uF near the every power pin.
+VCC
BC15
BC15
.1U-04-O
.1U-04-O
GND
20090421 add Stitch cap for SIO33M/SIO48M
Voltage Threshold for CFG_1 (tri-level input)
4
CPUCLKT0
CPUCLKC0
CPUCLKT1
CPUCLKC1
CPUT_ITP/SRCT8
CPUC_ITP/SRCC8
DOTT_96/SRCT0
DOTC_96/SRCC0
SRCCLKT1/25MHz_0_F
SRCCLKC1/(25MHz_1/24.576MHz)
3
12
SRCCLKT2/SATACL
SRCCLKC2/SATACL
SRCCLKT3
SRCCLKC3
SRCCLKT4
SRCCLKC4
PCI_STOP#/SRCT5
CPU_STOP#/SRCC5
SRCCLKT6
SRCCLKC6
SRCCLKT7
SRCCLKC7
PCICLK3/CFG_0
PCICLK4/SRC5_EN
PCI_F5/ITP_EN
USB_48MHZ/FSLA
REF/FS_C/TEST_SEL
XTAL_IN
XTAL_OUT
C91
C91
33P-04
33P-04
PCICLK0
PCICLK1
PCICLK2
Layout:same GND
C88
C88
C101
.1U-X7-04
.1U-X7-04
+VCC
GND
BC16
BC16
.1U-04-O
.1U-04-O
3
C101
.1U-X7-04
.1U-X7-04
C109
C109
.1U-X7-04
.1U-X7-04
20090421 add Stitch cap for PCIB33M
46
45
43
42
39
38
13
14
17
18
21
22
24
25
27
28
30
29
33
32
36
35
1
3
4
5
6
7
10
54
C95
C95
.1U-X7-04
.1U-X7-04
CK_CPU_P_1
CK_CPU_N_1
CK_MCH_P_1
CK_MCH_N_1
MCH100M_P_1
MCH100M_N_1
DOT96M_P_1
DOT96M_N_1
KG_GBE_CLKP_1
KG_GBE_CLKN_1
SATA100M_P_1
SATA100M_N_1
DOTREF100M_P_1
DOTREF100M_N_1
ICH100M_P_1
ICH100M_N_1
PEX2_100M_P_1
PEX2_100M_N_1
PEX16_100M_P_1
PEX16_100M_N_1
PEX1_100M_P_1
PEX1_100M_N_1
SIO33M_1
PCIB33M_1
CFG_0SMBCLK
SRC5_EN
SRC8_EN
FSLA
FSLC
C116
C116
.1U-X7-04
.1U-X7-04
000
001
001
011
11
11
CPU
MCH(FSB)
MCH(PCIE)
MCH(VGA)
LAN
ICH(SATA)
MCH(DIGITAL VIDEO)
ICH
X1
X16
X1
C96
C96
C122
C122
.1U-X7-04
.1U-X7-04
.1U-X7-04
.1U-X7-04
GND
CPU CLOCK
Bit0Bit1Bit2
FSLAFSLBFSLC
001
0
0
(MHZ)
266.66
133.33
200.00
166.66
333.33
100.00
400.00
CPU FSB CLOCK
FSB 1066
FSB 800
FSB 1333
2
20090421 add
place close to clk ic
CFG_1
0 = Pin 29/30 as CPU_STOP
1 = Pin 29/30 as SRC_5
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
CK_PWRGD
SIO33M_1
ICH14M
PCIB33M_1
SRC8_EN
FSLA
FSLC
SRC8_EN ICH33M
FSLA
FSLA H_BSEL0
R130
R130
10K-04
10K-04
R134
R134
10K-04
10K-04
1
2
3
GND GND
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
SLG8XP548T(CK505)
SLG8XP548T(CK505)
SLG8XP548T(CK505)
C97 .1U-X7-04C97 .1U-X7-04
C89 22P-04-OC89 22P-04-O
C100 22P-04-OC100 22P-04-O
C94 22P-04-OC94 22P-04-O
C86 22P-04-OC86 22P-04-O
C110 10P-04-OC110 10P-04-O
C92 10P-04-OC92 10P-04-O
R102 33-04R102 33-04
R96 33-04R96 33-04
R109 33-04R109 33-04
R127 22-04R127 22-04
R122 22-04R122 22-04
R103 33-04R103 33-04
R111 1K-04R111 1K-04
RN36 1K-8P4RRN36 1K-8P4R
RJ27
RJ27
10K-04
10K-04
0 = Pin 38/39 as SRC_8
1 = Pin 38/39 as CPU_ITP
L-IG41M3
L-IG41M3
L-IG41M3
SIO33MSIO33M_1
PCIB33MPCIB33M_1
SIO48M
USB48M
ICH14MFSLC
CK_PWRGDICH_VRM_PWRGD
H_BSEL1FSLB
12
34
H_BSEL2FSLC
56
78
+CK3V+CK3V
1
CFG_0
2
3
GNDGND
+CK3V+CK3V+CK3V+VCC3
3
SRC8_ENSRC5_EN
1
2
1
of
of
of
738Monday, August 31, 2009
738Monday, August 31, 2009
738Monday, August 31, 2009
RJ26
RJ26
10K-04
10K-04
(1-2)
10K-04
10K-04
RJ29
RJ29
(1-2)(1-2)
GND
1.1
1.1
1.1
5
EAGLELAKE
EAGLELAKE
NB1A
NB1A
H_A3
H_A34
H_A44
H_A54
H_A64
H_A74
H_A84
H_A94
H_A104
H_A114
D D
C C
B B
A A
H_A124
H_A134
H_A144
H_A154
H_A164
H_A174
H_A184
H_A194
H_A204
H_A214
H_A224
H_A234
H_A244
H_A254
H_A264
H_A274
H_A284
H_A294
H_A304
H_A314
H_A324
H_A334
H_A344
H_A354
H_REQ04
H_REQ14
H_REQ24
H_REQ34
H_REQ44
H_ADSTB04
H_ADSTB14
H_STBP05
H_STBN05
H_DBI05
H_STBP15
H_STBN15
H_DBI15
H_STBP25
H_STBN25
H_DBI25
H_STBP35
H_STBN35
H_DBI35
H_ADS4
H_TRDY4
H_DRDY4
H_DEFER4
H_HITM4
H_HIT4
H_LOCK4
H_BR04,5
H_BNR4
H_BPRI4
H_DBSY4
H_RS04
H_RS14
H_RS24
H_RST4,5
TP_MN2535
TP_MN25
+FSB_VTT
+FSB_VTT
5
H_A4
H_A5
H_A6
F40
H_A7
H39
H_A8
H_A9
H_A10
N39
H_A11
N35
H_A12
N37
H_A13
H_A14
N40
H_A15
M45
H_A16
R35
H_A17
T36
H_A18
R36
H_A19
R34
H_A20
R37
H_A21
R39
H_A22
U38
H_A23
T37
H_A24
U34
H_A25
U40
H_A26
T34
H_A27
Y36
H_A28
U35
H_A29
AA35
H_A30
U37
H_A31
Y37
H_A32
Y34
H_A33
Y38
H_A34
AA37
H_A35
AA36
H_REQ0
G38
H_REQ1
K35
H_REQ2
H_REQ3
C43
H_REQ4
G39
T39
C39
B39
B40
K31
F33
K25
F26
C32
D32
D30
G44
K44
H45
H40
H37
H42
G43
G42
D27
N25
R186
R186
57.6-1-04
57.6-1-04
MCH_GTLREF0_L
R187
R187
100-1-04
100-1-04
R191
R191
57.6-1-04-O
57.6-1-04-O
MCH_GTLREF1_L
R189
R189
100-1-04-O
100-1-04-O
GND GND
L36
FSB_AB_3
L37
FSB_AB_4
J38
FSB_AB_5
FSB_AB_6
FSB_AB_7
L38
FSB_AB_8
L43
FSB_AB_9
FSB_AB_10
FSB_AB_11
FSB_AB_12
J41
FSB_AB_13
FSB_AB_14
FSB_AB_15
FSB_AB_16
FSB_AB_17
FSB_AB_18
FSB_AB_19
FSB_AB_20
FSB_AB_21
FSB_AB_22
FSB_AB_23
FSB_AB_24
FSB_AB_25
FSB_AB_26
FSB_AB_27
FSB_AB_28
FSB_AB_29
FSB_AB_30
FSB_AB_31
FSB_AB_32
FSB_AB_33
FSB_AB_34
FSB_AB_35
FSB_REQB_0
FSB_REQB_1
J39
FSB_REQB_2
FSB_REQB_3
FSB_REQB_4
J40
FSB_ADSTBB_0
FSB_ADSTBB_1
FSB_DSTBPB_0
FSB_DSTBNB_0
FSB_DINVB_0
FSB_DSTBPB_1
J31
FSB_DSTBNB_1
FSB_DINVB_1
J25
FSB_DSTBPB_2
FSB_DSTBNB_2
FSB_DINVB_2
FSB_DSTBPB_3
FSB_DSTBNB_3
FSB_DINVB_3
J42
FSB_ADSB
L40
FSB_TRDYB
J43
FSB_DRDYB
FSB_DEFERB
FSB_HITMB
FSB_HITB
FSB_LOCKB
L42
FSB_BREQ0B
J44
FSB_BNRB
FSB_BPRIB
FSB_DBSYB
FSB_RSB_0
L44
FSB_RSB_1
FSB_RSB_2
FSB_CPURSTB
RSVD_05
G41
G41
C166
C166
1U-X7R
1U-X7R
GNDGND GND
C163
C163
.1U-X7-04-O
.1U-X7-04-O
FSB
FSB
1 OF 9
1 OF 9
R204 49.9-1-04R204 49.9-1-04
R201 49.9-1-04-OR201 49.9-1-04-O
4
FSB_DB_0
FSB_DB_1
FSB_DB_2
FSB_DB_3
FSB_DB_4
FSB_DB_5
FSB_DB_6
FSB_DB_7
FSB_DB_8
FSB_DB_9
FSB_DB_10
FSB_DB_11
FSB_DB_12
FSB_DB_13
FSB_DB_14
FSB_DB_15
FSB_DB_16
FSB_DB_17
FSB_DB_18
FSB_DB_19
FSB_DB_20
FSB_DB_21
FSB_DB_22
FSB_DB_23
FSB_DB_24
FSB_DB_25
FSB_DB_26
FSB_DB_27
FSB_DB_28
FSB_DB_29
FSB_DB_30
FSB_DB_31
FSB_DB_32
FSB_DB_33
FSB_DB_34
FSB_DB_35
FSB_DB_36
FSB_DB_37
FSB_DB_38
FSB_DB_39
FSB_DB_40
FSB_DB_41
FSB_DB_42
FSB_DB_43
FSB_DB_44
FSB_DB_45
FSB_DB_46
FSB_DB_47
FSB_DB_48
FSB_DB_49
FSB_DB_50
FSB_DB_51
FSB_DB_52
FSB_DB_53
FSB_DB_54
FSB_DB_55
FSB_DB_56
FSB_DB_57
FSB_DB_58
FSB_DB_59
FSB_DB_60
FSB_DB_61
FSB_DB_62
FSB_DB_63
FSB_SWING
FSB_RCOMP
FSB_DVREF
FSB_ACCVREF
HPL_CLKINP
HPL_CLKINN
C176
C176
220P-04
220P-04
4
F44
C44
D44
C41
E43
B43
D40
B42
B38
F38
A38
B37
D38
C37
D37
B36
E37
J35
H35
F37
G37
J33
L33
G33
L31
M31
M30
J30
G31
K30
M29
G30
J29
F29
H29
L25
K26
L29
J26
M26
H26
F25
F24
G25
H24
L24
J24
N24
C28
B31
F35
C35
B35
D35
D31
A34
B32
F31
D28
A29
C30
B30
E27
B28
B24
A23
C22
B23
P29
P30
MCH_GTLREF0
MCH_GTLREF1
H_D0
H_D1
H_D2
H_D3
H_D4
H_D5
H_D6
H_D7
H_D8
H_D9
H_D10
H_D11
H_D12
H_D13
H_D14
H_D15
H_D16
H_D17
H_D18
H_D19
H_D20
H_D21
H_D22
H_D23
H_D24
H_D25
H_D26
H_D27
H_D28
H_D29
H_D30
H_D31
H_D32
H_D33
H_D34
H_D35
H_D36
H_D37
H_D38
H_D39
H_D40
H_D41
H_D42
H_D43
H_D44
H_D45
H_D46
H_D47
H_D48
H_D49
H_D50
H_D51
H_D52
H_D53
H_D54
H_D55
H_D56
H_D57
H_D58
H_D59
H_D60
H_D61
H_D62
H_D63
FSB_SWING
FSB_RCOMP
MCH_GTLREF0
MCH_GTLREF1
R205
R205
0-04
0-04
H_D0 5
H_D1 5
H_D2 5
H_D3 5
H_D4 5
H_D5 5
H_D6 5
H_D7 5
H_D8 5
H_D9 5
H_D10 5
H_D11 5
H_D12 5
H_D13 5
H_D14 5
H_D15 5
H_D16 5
H_D17 5
H_D18 5
H_D19 5
H_D20 5
H_D21 5
H_D22 5
H_D23 5
H_D24 5
H_D25 5
H_D26 5
H_D27 5
H_D28 5
H_D29 5
H_D30 5
H_D31 5
H_D32 5
H_D33 5
H_D34 5
H_D35 5
H_D36 5
H_D37 5
H_D38 5
H_D39 5
H_D40 5
H_D41 5
H_D42 5
H_D43 5
H_D44 5
H_D45 5
H_D46 5
H_D47 5
H_D48 5
H_D49 5
H_D50 5
H_D51 5
H_D52 5
H_D53 5
H_D54 5
H_D55 5
H_D56 5
H_D57 5
H_D58 5
H_D59 5
H_D60 5
H_D61 5
H_D62 5
H_D63 5
R220 16.5-1-04R220 16.5-1-04
CK_MCH_P 7
CK_MCH_N 7
3
PEG_RX0_P13
PEG_RX0_N13
PEG_RX1_P13
PEG_RX1_N13
PEG_RX2_P13
PEG_RX2_N13
PEG_RX3_P14
PEG_RX3_N14
PEG_RX4_P13
PEG_RX4_N13
PEG_RX5_P13
PEG_RX5_N13
PEG_RX6_P13
PEG_RX6_N13
PEG_RX7_P13
PEG_RX7_N13
PEG_RX8_P13
PEG_RX8_N13
PEG_RX9_P13
PEG_RX9_N13
PEG_RX10_P13
PEG_RX10_N13
PEG_RX11_P13
PEG_RX11_N13
PEG_RX12_P13
PEG_RX12_N13
PEG_RX13_P13
PEG_RX13_N13
PEG_RX14_P13
PEG_RX14_N13
PEG_RX15_P13
PEG_RX15_N13
DMI_RXP018
DMI_RXN018
DMI_RXP118
DMI_RXN118
DMI_RXP218
DMI_RXN218
DMI_RXP318
DMI_RXN318
MCH100M_P7
MCH100M_N7
SDVO_CTRLDATA13,14
SDVO_CTRLCLK13,14
TP_MAB1335
TP_MAD1335
SDVO_CTRLDATA (STRAP) PORT B
SDVO CARD PRESENT, PEG DISABLED
1
SDVO DISABLED (DEFAULT INTERNAL PULL-PD)
0
(PEG) PCI Express Graphics
LAYOUT NOTE : DADA(length)<= CLK(length)+1"
+FSB_VTT
GND
R193
R193
301-1-04
301-1-04
FSB_SWING_1
R190
R190
100-1-04
100-1-04
GND GND
+FSB_VTT +FSB_VTT
C153
C153
C140
C144
C144
.1U-X7-04
.1U-X7-04
C140
.1U-X7-04
.1U-X7-04
.1U-X7-04-O
.1U-X7-04-O
GND GND
3
DMI_RXP0
DMI_RXN0
DMI_RXP1
DMI_RXN1
DMI_RXP2
DMI_RXN2
DMI_RXP3
DMI_RXN3
TP_MAB13
TP_MAD13
R202 49.9-1-04R202 49.9-1-04
C164
C164
.1U-X7-04
.1U-X7-04
C155
C155
2.2U
2.2U
N10
R10
U10
AA9
AA10
AA7
AA6
AB10
AB9
AB3
AA2
AD10
AD11
AD7
AD8
AE9
AE10
AE6
AE7
AF9
AF8
G13
AB13
AD13
F6
G7
H6
G4
J6
J7
L6
L7
N9
N7
N6
R7
R6
R9
U9
U6
U7
R4
P4
D9
E9
J13
C160
C160
2.2U
2.2U
NB1B
NB1B
PEG_RXP_0
PEG_RXN_0
PEG_RXP_1
PEG_RXN_1
PEG_RXP_2
PEG_RXN_2
PEG_RXP_3
PEG_RXN_3
PEG_RXP_4
PEG_RXN_4
PEG_RXP_5
PEG_RXN_5
PEG_RXP_6
PEG_RXN_6
PEG_RXP_7
PEG_RXN_7
PEG_RXP_8
PEG_RXN_8
PEG_RXP_9
PEG_RXN_9
PEG_RXP_10
PEG_RXN_10
PEG_RXP_11
PEG_RXN_11
PEG_RXP_12
PEG_RXN_12
PEG_RXP_13
PEG_RXN_13
PEG_RXP_14
PEG_RXN_14
PEG_RXP_15
PEG_RXN_15
DMI_RXP_0
DMI_RXN_0
DMI_RXP_1
DMI_RXN_1
DMI_RXP_2
DMI_RXN_2
DMI_RXP_3
DMI_RXN_3
EXP_CLKP
EXP_CLKN
SDVO_CTRLDATA
SDVO_CTRLCLK
RSVD_23
RSVD_22
G41
G41
FSB_SWING
C156
C156
2.2U
2.2U
EAGLELAKE
EAGLELAKE
DMI PCIE
DMI PCIE
2 OF 9
2 OF 9
2
PEG_TXP_0
PEG_TXN_0
PEG_TXP_1
PEG_TXN_1
PEG_TXP_2
PEG_TXN_2
PEG_TXP_3
PEG_TXN_3
PEG_TXP_4
PEG_TXN_4
PEG_TXP_5
PEG_TXN_5
PEG_TXP_6
PEG_TXN_6
PEG_TXP_7
PEG_TXN_7
PEG_TXP_8
PEG_TXN_8
PEG_TXP_9
PEG_TXN_9
PEG_TXP_10
PEG_TXN_10
PEG_TXP_11
PEG_TXN_11
PEG_TXP_12
PEG_TXN_12
PEG_TXP_13
PEG_TXN_13
PEG_TXP_14
PEG_TXN_14
PEG_TXP_15
PEG_TXN_15
DMI_TXP_0
DMI_TXN_0
DMI_TXP_1
DMI_TXN_1
DMI_TXP_2
DMI_TXN_2
DMI_TXP_3
DMI_TXN_3
EXP_RCOMPO
EXP_COMPI
EXP_ICOMPO
EXP_RBIAS
C11
B11
A10
B9
C9
D8
B8
C7
B7
B6
B3
B4
D2
C2
H2
G2
J2
K2
K1
L2
P2
M2
T2
R1
U2
V2
W4
V3
AA4
Y4
AC1
AB2
AC2
AD2
AD4
AE4
AE2
AF2
AF4
AG4
Y7
Y8
Y6
AG1
DMI_TXP_0
DMI_TXN_0
DMI_TXP_1
DMI_TXN_1
DMI_TXP_2
DMI_TXN_2
DMI_TXP_3
DMI_TXN_3
EXP_COMP
EXP_RBIAS
SR1 49.9-1-04-XSR1 49.9-1-04-X
R308 750-1-04R308 750-1-04
PEG_TX0_P 14
PEG_TX0_N 14
PEG_TX1_P 14
PEG_TX1_N 14
PEG_TX2_P 14
PEG_TX2_N 14
PEG_TX3_P 14
PEG_TX3_N 14
PEG_TX4_P 13
PEG_TX4_N 13
PEG_TX5_P 13
PEG_TX5_N 13
PEG_TX6_P 13
PEG_TX6_N 13
PEG_TX7_P 13
PEG_TX7_N 13
PEG_TX8_P 13
PEG_TX8_N 13
PEG_TX9_P 13
PEG_TX9_N 13
PEG_TX10_P 13
PEG_TX10_N 13
PEG_TX11_P 13
PEG_TX11_N 13
PEG_TX12_P 13
PEG_TX12_N 13
PEG_TX13_P 13
PEG_TX13_N 13
PEG_TX14_P 13
PEG_TX14_N 13
PEG_TX15_P 13
PEG_TX15_N 13
DMI_TXP_0 18
DMI_TXN_0 18
DMI_TXP_1 18
DMI_TXN_1 18
DMI_TXP_2 18
DMI_TXN_2 18
DMI_TXP_3 18
DMI_TXN_3 18
+CORE_1P1V
GND
PCI-E SIGNAL TRANSITION STITCHING CAPS
+CORE_1P1V
C250
C250
C220
C220
C228
.1U-X7-04
.1U-X7-04
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
2
Date: Sheet
C228
.1U-X7-04
.1U-X7-04
.1U-X7-04
.1U-X7-04
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
MCH PCIE/DMI/FSB
MCH PCIE/DMI/FSB
MCH PCIE/DMI/FSB
C178
C178
.1U-X7-04
.1U-X7-04
L-IG41M3
L-IG41M3
L-IG41M3
1
1
C419
C419
.1U-X7-04
.1U-X7-04
C420
C420
.1U-X7-04
.1U-X7-04
GND
1.1
1.1
1.1
of
of
of
838Monday, August 31, 2009
838Monday, August 31, 2009
838Monday, August 31, 2009
5
SLP4_L20,26,32,34
M3_DRSTB16,17
M3A_DQS0_P16
M3A_DQS0_N16
M3A_DQS1_P16
M3A_DQS1_N16
M3A_DQS2_P16
M3A_DQS2_N16
D D
C C
B B
A A
M3A_DQS3_P16
M3A_DQS3_N16
M3A_DQS4_P16
M3A_DQS4_N16
M3A_DQS5_P16
M3A_DQS5_N16
M3A_DQS6_P16
M3A_DQS6_N16
M3A_DQS7_P16
M3A_DQS7_N16
M3A_CASB16
M3A_RASB16
M3A_WEB16
M3A_CK0_P16
M3A_CK0_N16
M3A_CK2_P16
M3A_CK2_N16
M3A_MA[14..0]16
M3A_BS[2..0]16
M3A_CSB[1..0]16
M3A_CKE[1..0]16
M3A_DM[7..0]16
M3A_D[63..0]16
M3A_ODT[1..0]16
M3B_DQS0_P17
M3B_DQS0_N17
M3B_DQS1_P17
M3B_DQS1_N17
M3B_DQS2_P17
M3B_DQS2_N17
M3B_DQS3_P17
M3B_DQS3_N17
M3B_DQS4_P17
M3B_DQS4_N17
M3B_DQS5_P17
M3B_DQS5_N17
M3B_DQS6_P17
M3B_DQS6_N17
M3B_DQS7_P17
M3B_DQS7_N17
M3B_WEB17
M3B_CASB17
M3B_RASB17
M3B_CK0_P17
M3B_CK0_N17
M3B_CK2_P17
M3B_CK2_N17
M3B_DM[7..0]17
M3B_D[63..0]17
M3B_MA[14..0]17
M3B_BS[2..0]17
M3B_CSB[1..0]17
M3B_CKE[1..0]17
M3B_ODT[1..0]17
TP_M3A_CK3_P35
TP_M3A_CK3_N35
TP_M3A_CK5_P35
TP_M3A_CK5_N35
TP_M3A_CSB235
TP_M3A_CSB335
TP_M3A_ODT235
TP_M3A_ODT335
TP_M3A_CKE235
TP_M3A_CKE335
TP_M3B_CK3_P35
TP_M3B_CK3_N35
TP_M3B_CK4_P35
TP_M3B_CK4_N35
TP_M3B_CSB235
TP_M3B_CSB335
TP_M3B_CKE235
TP_M3B_CKE335
TP_M3B_ODT235
TP_M3B_ODT335
SLP4_L
M3_DRSTB
M3A_DQS0_P
M3A_DQS0_N
M3A_DQS1_P
M3A_DQS1_N
M3A_DQS2_P
M3A_DQS2_N
M3A_DQS3_P
M3A_DQS3_N
M3A_DQS4_P
M3A_DQS4_N
M3A_DQS5_P
M3A_DQS5_N
M3A_DQS6_P
M3A_DQS6_N
M3A_DQS7_P
M3A_DQS7_N
M3A_CASB
M3A_RASB
M3A_WEB
M3A_CK0_P
M3A_CK0_N
M3A_CK2_P
M3A_CK2_N
M3B_DQS0_P
M3B_DQS0_N
M3B_DQS1_P
M3B_DQS1_N
M3B_DQS2_P
M3B_DQS2_N
M3B_DQS3_P
M3B_DQS3_N
M3B_DQS4_P
M3B_DQS4_N
M3B_DQS5_P
M3B_DQS5_N
M3B_DQS6_P
M3B_DQS6_N
M3B_DQS7_P
M3B_DQS7_N
M3B_WEB
M3B_CASB
M3B_RASB
M3B_CK0_P
M3B_CK0_N
M3B_CK2_P
M3B_CK2_N
TP_M3A_CK3_P
TP_M3A_CK3_N
TP_M3A_CK5_P
TP_M3A_CK5_N
TP_M3A_CSB2
TP_M3A_CSB3
TP_M3A_ODT2
TP_M3A_ODT3
TP_M3A_CKE2
TP_M3A_CKE3
TP_M3B_CK3_P
TP_M3B_CK3_N
TP_M3B_CK4_P
TP_M3B_CK4_N
TP_M3B_CSB2
TP_M3B_CSB3
TP_M3B_CKE2
TP_M3B_CKE3
TP_M3B_ODT2
TP_M3B_ODT3
5
M3A_DQS0_P
M3A_DQS0_N
M3A_DM0
M3A_D0
M3A_D1
M3A_D2
M3A_D3
M3A_D4
M3A_D5
M3A_D6
M3A_D7
M3A_DQS1_P
M3A_DQS1_N
M3A_DM1
M3A_D8
M3A_D9
M3A_D10
M3A_D11
M3A_D12
M3A_D13
M3A_D14
M3A_D15
M3A_DQS2_P
M3A_DQS2_N
M3A_DM2
M3A_D16
M3A_D17
M3A_D18
M3A_D19
M3A_D20
M3A_D21
M3A_D22
M3A_D23
M3A_DQS3_P
M3A_DQS3_N
M3A_DM3
M3A_D24
M3A_D25
M3A_D26
M3A_D27
M3A_D28
M3A_D29
M3A_D30
M3A_D31
M3A_DQS4_P
M3A_DQS4_N
M3A_DM4
M3A_D32
M3A_D33
M3A_D34
M3A_D35
M3A_D36
M3A_D37
M3A_D38
M3A_D39
M3A_DQS5_P
M3A_DQS5_N
M3A_DM5
M3A_D40
M3A_D41
M3A_D42
M3A_D43
M3A_D44
M3A_D45
M3A_D46
M3A_D47
M3A_DQS6_P
M3A_DQS6_N
M3A_DM6
M3A_D48
M3A_D49
M3A_D50
M3A_D51
M3A_D52
M3A_D53
M3A_D54
M3A_D55
M3A_DQS7_P
M3A_DQS7_N
M3A_DM7
M3A_D56
M3A_D57
M3A_D58
M3A_D59
M3A_D60
M3A_D61
M3A_D62
M3A_D63
BC5
BD4
BC3
BC2
BD3
BD7
BB7
BB2
BA3
BE6
BD6
BB9
BC9
BD9
BB8
AY8
BD11
BB11
BC7
BE8
BD10
AY11
BD15
BB15
BD14
BB14
BC14
BC16
BB16
BC11
BE12
BA15
BD16
AR22
AT22
AV22
AW21
AY22
AV24
AY24
AU21
AT21
AR24
AU24
AH43
AH42
AK42
AL41
AK43
AG42
AG44
AL42
AK44
AH44
AG41
AD43
AE42
AE45
AF43
AF42
AC44
AC42
AF40
AF44
AD44
AC41
Y43
Y42
AA45
AB43
AA42
W42
W41
AB42
AB44
Y44
Y40
T44
T43
T42
V42
U45
R40
P44
V44
V43
R41
R44
DDR_A_DQS_0
DDR_A_DQSB_0
DDR_A_DM_0
DDR_A_DQ_0
DDR_A_DQ_1
DDR_A_DQ_2
DDR_A_DQ_3
DDR_A_DQ_4
DDR_A_DQ_5
DDR_A_DQ_6
DDR_A_DQ_7
DDR_A_DQS_1
DDR_A_DQSB_1
DDR_A_DM_1
DDR_A_DQ_8
DDR_A_DQ_9
DDR_A_DQ_10
DDR_A_DQ_11
DDR_A_DQ_12
DDR_A_DQ_13
DDR_A_DQ_14
DDR_A_DQ_15
DDR_A_DQS_2
DDR_A_DQSB_2
DDR_A_DM_2
DDR_A_DQ_16
DDR_A_DQ_17
DDR_A_DQ_18
DDR_A_DQ_19
DDR_A_DQ_20
DDR_A_DQ_21
DDR_A_DQ_22
DDR_A_DQ_23
DDR_A_DQS_3
DDR_A_DQSB_3
DDR_A_DM_3
DDR_A_DQ_24
DDR_A_DQ_25
DDR_A_DQ_26
DDR_A_DQ_27
DDR_A_DQ_28
DDR_A_DQ_29
DDR_A_DQ_30
DDR_A_DQ_31
DDR_A_DQS_4
DDR_A_DQSB_4
DDR_A_DM_4
DDR_A_DQ_32
DDR_A_DQ_33
DDR_A_DQ_34
DDR_A_DQ_35
DDR_A_DQ_36
DDR_A_DQ_37
DDR_A_DQ_38
DDR_A_DQ_39
DDR_A_DQS_5
DDR_A_DQSB_5
DDR_A_DM_5
DDR_A_DQ_40
DDR_A_DQ_41
DDR_A_DQ_42
DDR_A_DQ_43
DDR_A_DQ_44
DDR_A_DQ_45
DDR_A_DQ_46
DDR_A_DQ_47
DDR_A_DQS_6
DDR_A_DQSB_6
DDR_A_DM_6
DDR_A_DQ_48
DDR_A_DQ_49
DDR_A_DQ_50
DDR_A_DQ_51
DDR_A_DQ_52
DDR_A_DQ_53
DDR_A_DQ_54
DDR_A_DQ_55
DDR_A_DQS_7
DDR_A_DQSB_7
DDR_A_DM_7
DDR_A_DQ_56
DDR_A_DQ_57
DDR_A_DQ_58
DDR_A_DQ_59
DDR_A_DQ_60
DDR_A_DQ_61
DDR_A_DQ_62
DDR_A_DQ_63
4
G41
G41
4
EAGLELAKE
EAGLELAKE
3 OF 9
3 OF 9
DDR_A_MA_0
DDR_A_MA_1
DDR_A_MA_2
DDR_A_MA_3
DDR_A_MA_4
DDR_A_MA_5
DDR_A_MA_6
DDR_A_MA_7
DDR_A_MA_8
DDR_A_MA_9
DDR_A_MA_10
DDR_A_MA_11
DDR_A_MA_12
DDR_A_MA_13
DDR_A_MA_14
DDR_A_WEB
DDR_A_CASB
DDR_A_RASB
DDR_A_BS_0
DDR_A_BS_1
DDR_A_BS_2
DDR_A_CSB_0
DDR_A_CSB_1
DDR_A_CSB_2
DDR_A_CSB_3
DDR_A_CKE_0
DDR_A_CKE_1
DDR_A_CKE_2
DDR_A_CKE_3
DDR_A_ODT_0
DDR_A_ODT_1
DDR_A_ODT_2
DDR_A_ODT_3
DDR_A_CK_0
DDR_A_CKB_0
DDR_A_CK_1
DDR_A_CKB_1
DDR_A_CK_2
DDR_A_CKB_2
DDR_A_CK_3
DDR_A_CKB_3
DDR_A_CK_4
DDR_A_CKB_4
DDR_A_CK_5
DDR_A_CKB_5
DDR_A
DDR_A
NB1C
NB1C
BC41
BC35
BB32
BC32
BD32
BB31
AY31
BA31
BD31
BD30
AW43
BC30
BB30
AM42
BD28
AW42
AU42
AV42
AV45
AY44
BC28
AU43
AR40
AU44
AM43
BB27
BD27
BA27
AY26
AR42
AM44
AR44
AL40
AY37
BA37
AW29
AY29
AU37
AV37
AU33
AT33
AT30
AR30
AW38
AY38
M3A_MA1
M3A_MA2
M3A_MA3
M3A_MA4
M3A_MA5
M3A_MA6
M3A_MA7
M3A_MA8
M3A_MA9
M3A_MA10
M3A_MA11
M3A_MA12
M3A_MA13
M3A_MA14
M3A_CASB
M3A_RASB
M3A_BS0
M3A_BS1
M3A_BS2
M3A_CSB0
TP_M3A_CSB2
TP_M3A_CSB3
M3A_CKE0
M3A_CKE1
TP_M3A_CKE2
TP_M3A_CKE3
M3A_ODT0
M3A_ODT1
TP_M3A_ODT2
TP_M3A_ODT3
M3A_CK0_P
M3A_CK0_N
M3A_CK2_P
M3A_CK2_N
TP_M3A_CK3_P
TP_M3A_CK3_N
TP_M3A_CK5_P
TP_M3A_CK5_N
3
M3B_DQS0_P
M3B_DQS0_N
M3B_DM0
M3B_D0
M3B_D1
M3B_D2
M3B_D3
M3B_D4
M3B_D5
M3B_D6
M3B_D7
M3B_DQS1_P
M3B_DQS1_N
M3B_DM1
M3B_D8
M3B_D9
M3B_D10
M3B_D11
M3B_D12
M3B_D13
M3B_D14
M3B_D15
M3B_DQS2_P
M3B_DQS2_N
M3B_DM2
M3B_D16
M3B_D17
M3B_D18
M3B_D19
M3B_D20
M3B_D21
M3B_D22
M3B_D23
M3B_DQS3_P
M3B_DQS3_N
M3B_DM3
M3B_D24
M3B_D25
M3B_D26
M3B_D27
M3B_D28
M3B_D29
M3B_D30
M3B_D31
M3B_DQS4_P
M3B_DQS4_N
M3B_DM4
M3B_D32
M3B_D33
M3B_D34
M3B_D35
M3B_D36
M3B_D37
M3B_D38
M3B_D39
M3B_DQS5_P
M3B_DQS5_N
M3B_DM5
M3B_D40
M3B_D41
M3B_D42
M3B_D43
M3B_D44
M3B_D45
M3B_D46
M3B_D47
M3B_DQS6_P
M3B_DQS6_N
M3B_DM6
M3B_D48
M3B_D49
M3B_D50
M3B_D51
M3B_D52
M3B_D53
M3B_D54
M3B_D55
M3B_DQS7_P
M3B_DQS7_N
M3B_DM7
M3B_D56
M3B_D57
M3B_D58
M3B_D59
M3B_D60
M3B_D61
M3B_D62
M3B_D63
3
AW8
AW9
AW4
AU11
AU7
AU8
AW7
AT15
AU15
AR15
AY13
AP15
AW15
AT16
AU13
AW13
AP16
AU16
AR20
AR17
AU17
AY17
AV17
AR21
AV20
AP17
AW16
AT20
AN20
AU26
AT26
AV25
AT25
AV26
AU29
AV29
AW25
AR25
AP26
AR29
AR38
AR37
AU39
AR36
AU38
AN35
AN37
AV39
AW39
AU40
AU41
AK34
AL34
AL37
AL35
AL36
AK36
AJ34
AN39
AN40
AK37
AL39
AF37
AF36
AJ35
AJ38
AJ37
AF38
AE37
AK40
AJ40
AF34
AE35
AB35
AD35
AD37
AD40
AD38
AB40
AA39
AE36
AE39
AB37
AB38
AY6
AV7
BA9
AY9
DDR_B_DQS_0
DDR_B_DQSB_0
DDR_B_DM_0
DDR_B_DQ_0
DDR_B_DQ_1
DDR_B_DQ_2
DDR_B_DQ_3
DDR_B_DQ_4
DDR_B_DQ_5
DDR_B_DQ_6
DDR_B_DQ_7
DDR_B_DQS_1
DDR_B_DQSB_1
DDR_B_DM_1
DDR_B_DQ_8
DDR_B_DQ_9
DDR_B_DQ_10
DDR_B_DQ_11
DDR_B_DQ_12
DDR_B_DQ_13
DDR_B_DQ_14
DDR_B_DQ_15
DDR_B_DQS_2
DDR_B_DQSB_2
DDR_B_DM_2
DDR_B_DQ_16
DDR_B_DQ_17
DDR_B_DQ_18
DDR_B_DQ_19
DDR_B_DQ_20
DDR_B_DQ_21
DDR_B_DQ_22
DDR_B_DQ_23
DDR_B_DQS_3
DDR_B_DQSB_3
DDR_B_DM_3
DDR_B_DQ_24
DDR_B_DQ_25
DDR_B_DQ_26
DDR_B_DQ_27
DDR_B_DQ_28
DDR_B_DQ_29
DDR_B_DQ_30
DDR_B_DQ_31
DDR_B_DQS_4
DDR_B_DQSB_4
DDR_B_DM_4
DDR_B_DQ_32
DDR_B_DQ_33
DDR_B_DQ_34
DDR_B_DQ_35
DDR_B_DQ_36
DDR_B_DQ_37
DDR_B_DQ_38
DDR_B_DQ_39
DDR_B_DQS_5
DDR_B_DQSB_5
DDR_B_DM_5
DDR_B_DQ_40
DDR_B_DQ_41
DDR_B_DQ_42
DDR_B_DQ_43
DDR_B_DQ_44
DDR_B_DQ_45
DDR_B_DQ_46
DDR_B_DQ_47
DDR_B_DQS_6
DDR_B_DQSB_6
DDR_B_DM_6
DDR_B_DQ_48
DDR_B_DQ_49
DDR_B_DQ_50
DDR_B_DQ_51
DDR_B_DQ_52
DDR_B_DQ_53
DDR_B_DQ_54
DDR_B_DQ_55
DDR_B_DQS_7
DDR_B_DQSB_7
DDR_B_DM_7
DDR_B_DQ_56
DDR_B_DQ_57
DDR_B_DQ_58
DDR_B_DQ_59
DDR_B_DQ_60
DDR_B_DQ_61
DDR_B_DQ_62
DDR_B_DQ_63
G41
G41
EAGLELAKE
EAGLELAKE
DDR3_DRAM_PWROK
DDR3_DRAMRSTB
4 OF 9
4 OF 9
DDR_B_MA_0
DDR_B_MA_1
DDR_B_MA_2
DDR_B_MA_3
DDR_B_MA_4
DDR_B_MA_5
DDR_B_MA_6
DDR_B_MA_7
DDR_B_MA_8
DDR_B_MA_9
DDR_B_MA_10
DDR_B_MA_11
DDR_B_MA_12
DDR_B_MA_13
DDR_B_MA_14
DDR_B_WEB
DDR_B_CASB
DDR_B_RASB
DDR_B_BS_0
DDR_B_BS_1
DDR_B_BS_2
DDR_B_CSB_0
DDR_B_CSB_1
DDR_B_CSB_2
DDR_B_CSB_3
DDR_B_CKE_0
DDR_B_CKE_1
DDR_B_CKE_2
DDR_B_CKE_3
DDR_B_ODT_0
DDR_B_ODT_1
DDR_B_ODT_2
DDR_B_ODT_3
DDR_B_CK_0
DDR_B_CKB_0
DDR_B_CK_1
DDR_B_CKB_1
DDR_B_CK_2
DDR_B_CKB_2
DDR_B_CK_3
DDR_B_CKB_3
DDR_B_CK_4
DDR_B_CKB_4
DDR_B_CK_5
DDR_B_CKB_5
DDR3_A_CSB1
DDR3_A_MA0
DDR3_A_WEB
DDR3_B_ODT3
RSVD_01
RSVD_02
RSVD_03
RSVD_04
DDR_B
DDR_B
DDR_VREF
DDR_RPD
DDR_RPU
DDR_SPD
DDR_SPU
NB1D
NB1D
2
BD24
BB23
BB24
BD23
BB22
BD22
BC22
BC20
BB20
BD20
BC26
BD19
BB19
BE38
BA19
BD36
BC37
BD35
BD26
BB26
BD18
BB35
BD39
BB37
BD40
BC18
AY20
BE17
BB18
BD37
BC39
BB38
BD42
AY33
AW33
AV31
AW31
AW35
AY35
AT31
AU31
AP31
AP30
AW37
AV35
AR43
BB40
AT44
AV40
AR6
BC24
AN29
AN30
AJ33
AK33
20090428 del TP
BB44
AY42
BA43
BC43
BC44
2
M3B_MA0
M3B_MA1
M3B_MA2
M3B_MA3
M3B_MA4
M3B_MA5
M3B_MA6
M3B_MA7
M3B_MA8
M3B_MA9
M3B_MA10
M3B_MA11
M3B_MA12
M3B_MA13
M3B_MA14
M3B_WEB
M3B_CASB
M3B_RASB
M3B_BS0
M3B_BS1
M3B_BS2
M3B_CSB0
M3B_CSB1
TP_M3B_CSB2
TP_M3B_CSB3
M3B_CKE0
M3B_CKE1
TP_M3B_CKE2
TP_M3B_CKE3
M3B_ODT0
M3B_ODT1
TP_M3B_ODT2
M3B_CK0_P
M3B_CK0_N
M3B_CK2_P
M3B_CK2_N
TP_M3B_CK3_P
TP_M3B_CK3_N
TP_M3B_CK4_P
TP_M3B_CK4_N
M3A_CSB1
M3A_MA0
M3A_WEB
TP_M3B_ODT3
M3_PWROK
M3_DRSTB
M3_VREF
DDR_RPD
M3_RPU
DDR_SPD
M3_SPU
1
+VDIMM
+5VSB
R138
R138
10K-04
10K-04
Q24_C
Q24
SLP4_L
R137 10K-04R137 10K-04
Vdimm minimum of 10-mils wide with a minimum of 10-mil spacing
DDR_RPD
DDR_SPD
Title
Title
Title
MCH /DDR3 1/DDR3 2
MCH /DDR3 1/DDR3 2
MCH /DDR3 1/DDR3 2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
Q24
Q24_B
B
2N3904-S
2N3904-S
E C
+VDIMM
R377
R377
1K-1-04
1K-1-04
R369
R369
1K-1-04
1K-1-04
GND GND
+VDIMM
C297
C297
.1U-X7-04
.1U-X7-04
GND
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
C289
C289
.1U-X7-04
.1U-X7-04
R365 80.6-1-04R365 80.6-1-04
R380 80.6-1-04R380 80.6-1-04
CLOSE TO MCH
R352 80.6-1-04R352 80.6-1-04
R375 249-1-04R375 249-1-04
L-IG41M3
L-IG41M3
L-IG41M3
DS
G
GND
M3_VREF
M3_RPU
M3_SPU
1
R135
R135
10k-1-04
10k-1-04
M3_PWROK
GND
Q22
Q22
2N7002-S
2N7002-S
20090325
3904 To 2N7002
GND
of
of
of
938Monday, August 31, 2009
938Monday, August 31, 2009
938Monday, August 31, 2009
C525
C525
1U-X7R
1U-X7R
1.1
1.1
1.1
5
12
H_BSEL05,7
H_BSEL15,7
H_BSEL25,7
LO FOR BTX PCI-16X SET
D D
PEG_PINB413,14
R323 1K-1-04R323 1K-1-04
PLTRST_L
PWROK
GND
GND GND
R314 1.65K-1-04R314 1.65K-1-04
R319 0-04R319 0-04
0507_UP
INTEL RECOMMEND
+CORE_1P1V
C C
B B
R208 1K-04-OR208 1K-04-O
GND
EXP_PRSNT_N13
R322
R322
464-1-04
464-1-04
R209 10K-04-OR209 10K-04-O
R199 0-04-OR199 0-04-O
R207 1K-04-OR207 1K-04-O
R182 1K-04-OR182 1K-04-O
R181 1K-04-OR181 1K-04-O
R183 0-04R183 0-04
CL_VREF
C281
C281
.1U-X7-04
.1U-X7-04
R325
R325
1K-1-04
1K-1-04
GND
RSVD
RSVD
TP_MJ15
TP_MJ20
TP_MF20
34
56
78
TP_MM2035
TP_MN1735
TP_MG1535
TP_MM1735
TP_MG2035
TP_MJ1635
TP_MM1635
TP_MJ1535
TP_MJ2035
TP_MF2035
TP_MAR735
TP_MAN1035
TP_MAN1135
TP_MAN935
TP_MR3135
TP_MR3235
TP_MU3035
TP_MU3135
TP_MR1535
TP_MR1435
TP_MT1535
TP_MT1435
TP_MAB1535
TP_MA4535
TP_MB235
TP_MBE135
TP_MBE4535
BSEL0
BSEL1
BSEL2
CL_N_DATA
CL_N_CLK
CL_VREF
CL_RSTB
CL_PWROK
TP_MM20
TP_MN17
RSVD
EXP_SLR
TP_MG15
EXP_SM
ITPM
TP_MM17
TCEN
TP_MG20
TP_MJ16
TP_MM16
TP_MJ15
TP_MJ20
TP_MF20
TP_MAR7
TP_MAN10
TP_MAN11
TP_MAN9
TP_MR31
TP_MR32
TP_MU30
TP_MU31
TP_MR15
TP_MR14
TP_MT15
TP_MT14
TP_MAB15
AN13
AW2
AN10
AN11
AN17
AB15
BD45
BE44
BE45
F17
G16
P15
M20
N17
K16
F15
G15
H17
M17
G20
M16
F20
AY4
AY2
AN8
AR7
AN9
R31
R32
U30
U31
R15
R14
T15
T14
A44
BD1
BE2
A45
BE1
4
L17
J17
J16
J15
J20
B2
NB1E
NB1E
BSEL0
BSEL1
BSEL2
ALLZTEST
XORTEST
RSVD_36
EXP_SLR
RSVD_17
EXP_SM
ITPM_ENB
RSVD_10
CEN
BSCANTEST
RSVD_12
RSVD_13
RSVD_14
RSVD_15
DUALX8_ENABLE
CL_DATA
CL_CLK
CL_VREF
CL_RSTB
CL_PWROK
JTAG_TDI
JTAG_TDO
JTAG_TCK
JTAG_TMS
RSVD_31
RSVD_30
RSVD_33
RSVD_32
RSVD_25
RSVD_26
RSVD_27
RSVD_28
NC_01
RSVD_29
NC_13
NC_12
NC_11
NC_10
NC_09
RSVD_18
RSVD_19
RSVD_20
RSVD_21
G41
G41
EAGLELAKE
EAGLELAKE
MISC
MISC
5 OF 9
5 OF 9
VGA
VGA
CRT_DDC_DATA
DPL_REFCLKINP
DPL_REFCLKINN
DPL_REFSSCLKINP
DPL_REFSSCLKINN
DDPC_CTRLCLK
DDPC_CTRLDATA
CRT_HSYNC
CRT_VSYNC
CRT_RED
CRT_GREEN
CRT_BLUE
CRT_IRTN
CRT_DDC_CLK
DAC_IREF
RSVD_35
RSVD_34
NC_19
RSTINB
PWROK
ICH_SYNCB
HDA_BCLK
HDA_RSTB
HDA_SDI
HDA_SDO
HDA_SYNC
DPRSTPB
SLPB
NC_02
NC_18
NC_05
NC_04
NC_06
NC_03
NC_08
NC_07
D14
C14
B18
D18
C18
F13
L15
M15
B15
E15
D15
G8
G9
L13
L11
B14
AN6
AR4
K15
AU4
AV4
AU2
AV1
AU3
J11
F11
P43
P42
B45
AK15
AD42
AN16
W30
AW44
R42
U32
3
HSYNC_NB
VSYNC_NB
VGA_RED
VGA_GREEN
VGA_BLUE
DAC_SDATDAC_SDAT
DAC_SCLKDAC_SCLK
DAC_IREF
RSVD_35
TP_ML11
TP_MB14
PLTRST_L
PWROK
MCH_BIT_CLK
MCH_AZRST_L
MCH_SDIN
MCH_SDOUT
MCH_SYNC
SLPB
R215 0-04-OR215 0-04-O
R240 33-04R240 33-04
R241 33-04R241 33-04
VGA_RED 15
VGA_GREEN 15
VGA_BLUE 15
GND
DAC_SDAT 15
R238 1.02K-1-04R238 1.02K-1-04
DAC_SCLK 15
DOT96M_P 7
DOT96M_N 7
DOTREF100M_P 7
DOTREF100M_N 7
R206 10K-04-OR206 10K-04-O
TP_ML11 35
TP_MB14 35
PLTRST_L 20,26
PWROK 14,20,26
ICH_SYNC_N 20
DDPC_CTRLCLK 13
DDPC_CTRLDATA 13
H_DPRSTP_L 4,5
H_SLP_L 4,5,19
C208 10P-04-OC208 10P-04-O
C207 10P-04-OC207 10P-04-ORN32 10K-8P4RRN32 10K-8P4R
GND
20090313 add for HDMI audio work
GND
PULL-UP ON DIE
+VCC3
WITH UN-STUFFED OPTION TO 10K RESISTOR R206
HSYNC 15
VSYNC 15
2
VGA_RED
VGA_GREEN
VGA_BLUE
R244
R244
150-1-04
150-1-04
DOTREF100M_P
DOTREF100M_N
STUFF FOR DIGITAL-VIDEO DISABLE
DDPC_CTRLDATA (STRAP) PORT C
1
SDVO CARD PRESENT, PEG DISABLED
0CHANGE FOR G41 Sku
SDVO DISABLED (DEFAULT INTERNAL PULL-LO)
(PEG) PCI Express Graphics
LAYOUT NOTE : DADA(length)<= CLK(length)+1"
MCH_SYNC
MCH_AZRST_L
MCH_SDOUT
MCH_BIT_CLK
MCH_SDIN
R242 33-04-OR242 33-04-O
1
R246
R246
150-1-04
150-1-04
GND
R239 10K-04-OR239 10K-04-O
R237 10K-04-OR237 10K-04-O
MCH_AZRST_L 20
MCH_SDOUT 20
MCH_BIT_CLK 20
R245
R245
150-1-04
150-1-04
+CORE_1P1V
GND
MCH_SYNC 20
SDIN2 20
HDMIa
MCH_SDOUT
MCH_AZRST_L
MCH_BIT_CLK
MCH_SYNC
MCH_SDIN
RN69 0-8P4R-04RN69 0-8P4R-04
1 2
3 4
5 6
7 8
R257 0-04R257 0-04
HDMIb
GND
GND
+VCC3+VCC3
+VCC3+VCC3
1
RJ9
RJ9
10K-04-O
10K-04-O
A A
CL_N_DATA CL_N_CLK
2
3
GND GND
5
RJ11
RJ11
10K-04-O
10K-04-O
1
2
3
Integrated TPM Enable:
0 = Enable Intel TPM
1 = Disable Intel TPM
NOTE: This signal is not used on the 82G45, 82G43, 82G41 GMCH
and 82P45, 82P43 MCH.
4
1
RJ5
RJ5
2
10K-04
10K-04
3
GND GND
TCENITPM
TLS Confidentiality Enable(Transport Layer Security Straps):
0 = Disable TLS
1 = Enable TLS
3
3
RJ4
RJ4
2
1K-04
1K-04
(1-2)(1-2)
1
R117
R117
10K-04-O
10K-04-O
20090324 add for lenovo(SI reserve)
Title
Title
Title
MCH /VGA/MISC
MCH /VGA/MISC
MCH /VGA/MISC
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
2
Date: Sheet
C136
C136
.1U-X7-04-O
.1U-X7-04-O
GND GNDGND
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
L-IG41M3
L-IG41M3
L-IG41M3
MCH_BIT_CLKPWROKMCH_BIT_CLK
C133
C133
22P-04-O
22P-04-O
1.1
1.1
1.1
of
of
of
10 38Monday, August 31, 2009
10 38Monday, August 31, 2009
10 38Monday, August 31, 2009
1
5
4
3
2
1
2009-01-31 change 0-08 to FB600-06
PB16 FB600-06PB16 FB600-06
+VCC3
R213
R213
40.2-1
+CORE_1P1V
D D
C C
B B
+CORE_1P1V
Current Capability need >102MA
A A
Current Capability need >50MA
VCCA_GPLLD_L
R216
R216
IND-1U-08
IND-1U-08
20090430 change to inductor
for lenovo request
R217
R217
IND-1U-08
IND-1U-08
R179 IND-10u-08R179 IND-10u-08
20090430 change to inductor
for lenovo request
R174 IND-10u-08R174 IND-10u-08
Current Capability need >102MA
+CORE_1P1V
Current Capability need >50MA
PB17 IND-2.2U-08-102mAPB17 IND-2.2U-08-102mA
R203 1-1-04R203 1-1-04
R210
R210
VCCA_GPLL_L
R212 1-1-04R212 1-1-04
R214
R214
R200 IND-0.27UR200 IND-0.27U
20090430 change to inductor
for lenovo request
+H_1P5V
GND
5
C196
C196
1-1-04
1-1-04
10U-X5-08
10U-X5-08
GND
GND
1-1-04
1-1-04
C197
C197
10U-X5-08
10U-X5-08
GND GND
EC38
EC38
+
+
220U-16DE
220U-16DE
GND GND
EC36
EC36
+
+
220U-16DE
220U-16DE
GND GND
20090430 change to inductor
for lenovo request
VCCA_HPLL
GND
R222 1-1-04R222 1-1-04
R223 1-1-04R223 1-1-04
HDMIc
R317
R317
0-04-O
0-04-O
HDMId
R318
R318
0-04
0-04
VCCA_DPLLA
C186
C186
.1U-X7-04
.1U-X7-04
VCCA_DPLLB
C185
C185
.1U-X7-04
.1U-X7-04
C174
C174
2.2U
2.2U
+ICH_1P5V +CORE_1P1V
R310
R310
0-04-O
0-04-O
C270
C270
4.7U-08
4.7U-08
GND
VCCA_MPLL_1
VCC_HDA
VCCA_GPLLD
C206
C206
.1U-X7-04
.1U-X7-04
VCCA_GPLL
C191
C191
.1U-X7-04
.1U-X7-04
+CORE_1P1V
VCCA_MPLL
C177
C177
10U-08
10U-08
GND
R306
R306
0-04
0-04
VCCA_GPLL
VCCA_GPLLD
VCCAVRM_EXP
VCCA_DPLLB
VCCA_DPLLA
VCCA_MPLL
VCCA_HPLL
SR2 0-04-XSR2 0-04-X
+VCC3
+EXP_1P1V
+CORE_1P1V
VCCD_HPLL
VCC_HDA
4
W15
U15
U14
AK9
AK8
AK7
AK6
AK13
AK12
AK11
AK10
AJ14
AJ13
AJ12
AJ11
AJ10
AG15
AF15
AF14
AE15
AE14
AD15
AD14
AC15
AB14
AA15
AA14
AK3
AK4
AK2
AF3
AC4
AG2
C20
D20
U33
AR2
AJ2
AJ1
Y15
Y14
AJ9
AJ8
AJ7
AJ6
V4
P3
L3
H4
F9
B16
B12
A21
B22
E19
EAGLELAKE
EAGLELAKE
VCC_EXP_2
VCC_EXP_1
VCC_EXP_34
VCC_EXP_35
VCC_EXP_36
VCC_EXP_37
VCC_EXP_38
VCC_EXP_10
VCC_EXP_11
VCC_EXP_12
VCC_EXP_13
VCC_EXP_06
VCC_EXP_07
VCC_EXP_08
VCC_EXP_09
VCC_EXP_19
VCC_EXP_20
VCC_EXP_21
VCC_EXP_22
VCC_EXP_14
VCC_EXP_15
VCC_EXP_16
VCC_EXP_17
VCC_EXP_18
VCC_EXP_23
VCC_EXP_24
VCC_EXP_25
VCC_EXP_26
VCC_EXP_27
VCC_EXP_28
VCC_EXP_29
VCC_EXP_30
VCC_EXP_31
VCC_EXP_32
VCC_EXP_33
VCC_EXP_4
VCC_EXP_5
VCC_EXP_3
VCC_104
VCC_103
VCC_102
VCC_101
VCC_100
VCC_99
VCC_98
VCCAPLL_EXP
VCCDPLL_EXP
VCCAVRM_EXP
VCCA_DPLLB
VCCA_DPLLA
VCCA_MPLL
VCCA_HPLL
VCCD_HPLL
VCC_HDA
VCC3_3
G41
G41
6 OF 9
6 OF 9
NB1F
NB1F
POWER
POWER
VCC_01
VCC_02
VCC_03
VCC_04
VCC_05
VCC_06
VCC_07
VCC_08
VCC_09
VCC_10
VCC_11
VCC_12
VCC_13
VCC_14
VCC_15
VCC_16
VCC_17
VCC_18
VCC_19
VCC_20
VCC_21
VCC_22
VCC_23
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC_30
VCC_31
VCC_32
VCC_97
VCC_96
VCC_33
VCC_34
VCC_35
VCC_36
VCC_37
VCC_38
VCC_39
VCC_40
VCC_41
VCC_42
VCC_43
VCC_44
VCC_45
VCC_46
VCC_47
VCC_48
VCC_49
VCC_50
VCC_51
VCC_52
VCC_53
VCC_54
VCC_55
VCC_56
VCC_57
VCC_58
VCC_59
VCC_60
VCC_61
VCC_62
VCC_63
VCC_64
VCC_65
VCC_66
VCC_69
VCC_70
VCC_71
VCC_72
VCC_73
VCC_74
VCC_75
VCC_76
VCC_77
VCC_78
VCC_79
VCC_80
VCC_81
VCC_82
VCC_83
VCC_84
VCC_85
VCC_86
VCC_87
VCC_88
VCC_89
VCC_90
VCC_91
AA19
AA21
AA23
AA25
AA27
AA29
AA30
AB20
AB22
AB24
AB26
AB29
AB30
AC16
AC17
AC19
AC21
AC23
AC25
AC27
AC29
AD16
AD17
AD20
AD22
AD24
AD26
AD29
AE16
AE17
AE19
AE21
T23
T22
AE23
AE25
AE27
AE29
AF16
AF17
AF19
AF20
AF21
AF22
AF23
AF24
AF25
AF26
AF27
AF29
AG16
AG17
AG20
AG22
AG24
AG26
AG29
AJ16
AJ17
AJ19
AJ21
AJ23
AJ25
R25
R26
R27
R29
T21
T24
T25
T26
T27
T29
U21
U22
U23
U24
U25
U26
U27
U29
W19
W21
W23
W25
W27
W29
Y20
Y22
Y24
Y26
+CORE_1P1V
+CORE_1P1V
EAGLELAKE
EAGLELAKE
AA32
VCC_CL_24
AA33
VCC_CL_23
AB32
VCC_CL_22
AB33
VCC_CL_21
AD32
VCC_CL_20
AD33
VCC_CL_19
AE32
VCC_CL_18
AE33
VCC_CL_17
AF32
VCC_CL_16
AJ32
VCC_CL_15
AK31
VCC_CL_14
AL30
VCC_CL_13
AM15
VCC_CL_12
AM16
VCC_CL_11
AM17
VCC_CL_10
AM20
VCC_CL_09
AM21
VCC_CL_08
AM22
VCC_CL_07
AM24
VCC_CL_06
AM25
VCC_CL_05
AM26
VCC_CL_04
AM29
VCC_CL_03
Y32
VCC_CL_26
Y33
VCC_CL_25
AP1
VCC_CL_28
AP2
VCC_CL_27
Y31
VCC_CL_80
AA31
VCC_CL_79
AB31
VCC_CL_78
AC31
VCC_CL_77
AD31
VCC_CL_76
AE31
VCC_CL_75
AF31
VCC_CL_74
AG30
VCC_CL_73
AG31
VCC_CL_72
AJ30
VCC_CL_71
AJ31
VCC_CL_70
AK16
VCC_CL_69
AK17
VCC_CL_68
AK19
VCC_CL_67
AK20
VCC_CL_66
AK21
VCC_CL_65
AK22
VCC_CL_64
AK23
VCC_CL_63
AK24
VCC_CL_62
AK25
VCC_CL_61
AK26
VCC_CL_60
AK27
VCC_CL_59
AK29
VCC_CL_58
AK30
VCC_CL_57
AL1
VCC_CL_56
AL10
VCC_CL_48
AL11
VCC_CL_47
AL12
VCC_CL_46
AL14
VCC_CL_45
AL15
VCC_CL_44
AL16
VCC_CL_43
AL17
VCC_CL_42
AL19
VCC_CL_41
AL2
VCC_CL_55
AL20
VCC_CL_40
AL21
VCC_CL_39
AL22
VCC_CL_38
AL23
VCC_CL_37
AL24
VCC_CL_36
AL25
VCC_CL_35
AL26
VCC_CL_34
AL27
VCC_CL_33
AL29
VCC_CL_32
AL4
VCC_CL_54
AL5
VCC_CL_53
AL6
VCC_CL_52
AL7
VCC_CL_51
AL8
VCC_CL_50
AL9
VCC_CL_49
AM2
VCC_CL_31
AM3
VCC_CL_30
AM4
VCC_CL_29
AJ15
VCC_CL_02
AK14
VCC_CL_01
AJ27
VCC_CL_82
AJ29
VCC_CL_81
Y29
VCC_CL_84
W31
VCC_CL_85
Y30
VCC_CL_83
3
G41
G41
7 OF 9
7 OF 9
POWER
POWER
NB1G
NB1G
VTT_FSB_01
VTT_FSB_03
VTT_FSB_02
VTT_FSB_05
VTT_FSB_04
VTT_FSB_10
VTT_FSB_09
VTT_FSB_08
VTT_FSB_07
VTT_FSB_36
VTT_FSB_35
VTT_FSB_34
VTT_FSB_32
VTT_FSB_31
VTT_FSB_30
VTT_FSB_29
VTT_FSB_28
VTT_FSB_27
VTT_FSB_26
VTT_FSB_25
VTT_FSB_24
VTT_FSB_23
VTT_FSB_22
VTT_FSB_21
VTT_FSB_20
VTT_FSB_19
VTT_FSB_18
VTT_FSB_17
VTT_FSB_16
VTT_FSB_15
VTT_FSB_14
VTT_FSB_13
VTT_FSB_12
VTT_FSB_11
VTT_FSB_06
VCC_SM_15
VCC_SM_14
VCC_SM_13
VCC_SM_12
VCC_SM_11
VCC_SM_10
VCC_SM_09
VCC_SM_08
VCC_SM_07
VCC_SM_06
VCC_SM_05
VCC_SM_04
VCC_SM_03
VCC_SM_02
VCC_SM_01
VCC_SMCLK_01
VCC_SMCLK_02
VCC_SMCLK_03
VCC_SMCLK_04
VCCDQ_CRT
VCCCML_DDR
VCCA_EXP
VCCA_DAC_01
VCCA_DAC_02
VSS_369
A25
B26
B25
C26
C24
F21
E23
D24
D23
R22
R24
R23
R21
R20
P24
P22
P21
P20
N22
N21
N20
M22
M21
L22
L21
K22
K21
J22
J21
H22
H21
G22
G21
F22
D22
BE36
BE31
BE27
BE23
BD38
BD34
BD29
BD25
BD21
BB39
BA41
AY40
AV44
AT45
AP44
AM31
AL32
AL31
AK32
B20
AM30
A17
D19
B19
B17
+FSB_VTT
VCCML_DDR
VCCA_EXP
VccA_DAC
GND
2
GND
+CORE_1P1V
R316
R316
0-08
0-08
C276
C276
2.2U
2.2U
20090429 change to 2.2u follow DG
+ICH_1P5V
R431 0-08R431 0-08 PB14
+VSFR_1P5
R443 0-08-OR443 0-08-O
+VDIMM
20090430 change to inductor
for lenovo request
Current Capability need >450MA
SFB1 IND-0.15U-08--450mA-XSFB1 IND-0.15U-08--450mA-X
+VDIMM
VCCCK_DDR
VCCDQ_CRT
PB19 IND-.1u-08PB19 IND-.1u-08
PB18 1-1PB18 1-1
R441 1-1R441 1-1
R211
R211
0-04-O
0-04-O
CHANGE TO 1UH IF HAS NOISE/ISSUE
2009-01-31 change 0-08 to 0(CHANGE TO 600 OHM FB IF HAS NOISE/ISSUE)
20090430 add follow dg
FOR NON-GRAPHIC SKU'S
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
40.2-1
R219
R219
39.2-1
39.2-1
GND
20090324 change to shortpad For better performance
R315
R315
SHORT-08
SHORT-08
RE
C277
C277
2.2U
2.2U
+H_1P5V
GND GND
SC25
SC25
22U-X5-08-X
22U-X5-08-X
GND GND
+CORE_1P1V
EXPFB_1P5V
V_3P3_DAC_FB
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
MCH/POWER
MCH/POWER
MCH/POWER
V_3P3_DAC_FB
C187
C187
1U-X7R
1U-X7R
GND
EXPFB_1P5V
+EXP_1P1V
C42
VCCDQ_CRT_1
FB600-06
FB600-06
VCCCK_DDR
SC31
SC31
.1U-X7-04-X-O
.1U-X7-04-X-O
C42
10U-08
10U-08
R424 1-1-04R424 1-1-04
C141
C141
1U-X7R
1U-X7R
11 38Monday, August 31, 2009
11 38Monday, August 31, 2009
11 38Monday, August 31, 2009
1
C278
C278
2.2U
2.2U
GND
2009-01-31 change 0-08 to FB600-06
PB14
C147
C147
1U-X7R
1U-X7R
L-IG41M3
L-IG41M3
L-IG41M3
VCCDQ_CRT
of
of
of
1.1
1.1
1.1
Loading...