5
4
3
2
1
B75H2-AM-DNI
D D
TABLE OF CONTENTS
Page Index
------- ------------------------
COVER PAGE
1
2
Block Diagram
3
GPIO Function Map
4
CPU - DMI/FDI/PEG
5
CPU - MISC
6
C C
10
11
12
13
14
15
B B
16
17
18
19
20
21
22
23
24
25
A A
NOTE:
CPU - DDR3
7
CPU - PWR
8
GND, CPU_RST_L
9
DDR3 - CHA DIMM0/1
DDR3 - CHB DIMM0/1
DDR3 - VREF
PCH - DMI/PCI/PE/USB
PCH - SATA, SATA CONN
PCH - MISC, Strap Function,Case_Open
PCH - CLK IO
PCH - NVRAM/FDI, CLR_CMOS
PCH - DP/VGA
PCH - PWR
PCH - GND
Slot - PCI-EX16/X1/SMBUS
Slot - PCI1
AUDIO ALC662-VD
Audio Connector(PANEL)
DUAL NET MODE USB2.0 SW
DUAL-NET MODE USB3.0 SW
Page Index
------- ------------------------
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
43 Power Delivery
46 DUAL NET MODE 2DIMM SW
SIO IT8728F
FAN, COM
TPM, PS/2, LPT
F_PANEL, BUZ
TBD
LAN PHY - RTL8111E VL(B75)
USBLAN Connector
VGA CONN,SPI_ROM
XDP
DC/DC 3VSB/3VDUAL/5VDUAL
DC/DC V1P05_PCH,ME/V1P8_SFR
DC/DC VDIMM/DDR_VTT
DC/DC VCCSA, ATXPWR
DC/DC CPU_VTT
DC/DC VCORE/VAXG1
DC/DC VCORE/VAXG2
SEQUENCE CKT 42
PWR Sequence, RST Diagram 44
Clock Distribution 45
REVISION HISTORY:
Rev Date Notes
------ -------------- ---------------------------------------------------------------------------------
2012/01/02 V.A
Initial version
Rev :A
Design by
473718 Maho Bay and Carlow-WS Platforms – Design Guide – Rev. 1.5,
474146_Panther_Point_EDS_Rev1.5
MahoBay_CRB_Rev0.7
5
4
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
3
2
Date: Sheet
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Cover Page
Cover Page
Cover Page
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
1
A
A
A
of
of
of
14 6 Wednesday, February 01, 2012
14 6 Wednesday, February 01, 2012
14 6 Wednesday, February 01, 2012
5
D D
4
PCI-E X16
8GT/s
BW:32GB/s
Gen III
3
Ivy Bridge /
Sandy Bridge
Desktop Processor
Socket H2(1155pin)
FOR WAN
SW IC
FOR LAN
2
DDR3 Channel A
DDR3 Channel B
1
DDR3
1066/1333MHz/1666 MHz
Total Max 16GB
Data rate :
2.7GT/s
Data rate :
C C
PCI-E X1*2
5GT/s
FDI
DMI
BW:4GB/s(X4)
AUDIO CODEC
Jack 3 in 1
MONO OUT
ALC662 VD
B75
PCI*1
SATA3.0 NO NEED STUFF
SATA3.0*2
SATA2.0*4
B B
6Gbps
(600MB/s)
3Gbps
Pather Point
B75
Chipset
VGA
Display Port
-VL-CG
USB2.0*4Ports
REAR I/O USB2.0*2Ports
USB3.0*2Ports
RJ-45&USB3.0*2ports
SW IC
SW IC
SW IC
F_USB3.0*2Ports FOR LAN
F_USB3.0*2Ports FOR WAN
USB2.0*4 FOR WAN
USB2.0*4 FOR LAN
USB2.0*4 FOR WAN
USB2.0*4 FOR LAN
LAN:RTL8111E
F_AUDIO
SPDIF OUT
TPM HEADER
A A
SIO:
IT8728 FX
LPT PS2
5
4
3
COM HDR
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
Block Diagram
Block Diagram
Block Diagram
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
2
Date: Sheet
24 6 Wednesday, February 01, 2012
24 6 Wednesday, February 01, 2012
24 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
4
3
2
1
PCH-GPIO function
------------------------------------------------------------------------------------------------------------
Pin Name Power Well Usage
------------------------------------------------------------------------------------------------------------
D D
GPIO1 VCC3 OBR
GPIO6 Over_temp GPI VCC4
GPIO12 3VSB LAN_DISABLE_L
GPIO13 3VSB LPC_PME_L
GPIO23 HDPANEL_DETECT
GPIO24
VCC3
3VSB OE_L DETECT
GPIO27 SB_3VSB DEEP LANWAKEB
GPIO45 SPI_WPSW
3VSB
GPIO57 3VSB GPI SPI_WP0_L
GPIO59 LAN_LED_D
3VSB
3VSB LPCPD_L GPIO61 Native
GPIO72 3VSB
GPIO44 3VSB
GPIO46 3VSB
C C
F_USB3 Power Control
FOR ACER GPIO
FOR ACER GPIO
Straping Table
GPI
Native
GPI
Native
GPI
GPI
Native
Native
GPO
GPI
GPI
SIO IT8728F D/EX/FX Straping (Page.26)
SIO-GPIO function
------------------------------------------------------------------------------------------------------------
Pin Name Power Well Usage Default Status
------------------------------------------------------------------------------------------------------------
GPIO14 Over_temp
GPIO34 MB_ID1
GPIO16 SIO_BEEP
GPIO22 SIO_LED1
GPIO23 SIO_LED0
GPIO35 MB_ID2
NET_SEL GPIO36
GPIO40 5VDAUL_MEM Control
GPIO64 MODE_SEL
GPIO47 TP_VGA
GPIO41 SEL1 DETECT
Default Status
FCH Straping (Page.14)
TLS Confidentiality:
TLS_EN (internal PD)
HLEnable TLS
*
Disable TLS
On-Die PLL VR:
ON_DIE_PLL_EN (internal PU)
Enable
H
*
Disable L
Integrated 1.05V SUS VRM:
*
INTVRMEN
Enable
H
Disable
L
B B
No Reboot:
PCH_SPKR (internal PD)
H
Enable No Reboot
Disable
L
*
On-Die PLL VR Source:
HDA_SYNC_R (internal PD)
1.5V H
L 1.8V
*
Power-On Strapping
JP1
DSW_EUP_SEL01
Pin-48
JP2
WDT_EN
Pin-122
JP3
FAN_CTL_SEL
Pin-124
JP4
K8PWR_EN
Pin-126
JP5
Pin-29
UOVMODE_SEL
OV/UV
Description Value Symbol
EUP
DSW
1
Disable WDT to reset PWROK
0
Enable WDT to reset PWROK
1
EC Index 63h/6Bh/73h is 80h
0
EC Index 63h/6Bh/73h is 00h
1
Disable K8 Power Sequence
0
Enable K8 Power Sequence
1
Notice Mode (Default)
0
Force Mode
* Port 1 or Port 9 is USB 2.0 Debug Port
Panther point INT# Table
Function INT Port PCI-EX1 Port Chip
Lan Ethernet
A A
Controller
SATA 1&2
Controller
(IDE Mode)
PCIE1X Slot Port4
INTB# (Default) NA
INTD# (Default)
5
Port3 INTC# (Default) Intel 82579LM /
Realtek RTL8111E
PCH intergrated
External PCIE1X
Card
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
GPIO Function Map
GPIO Function Map
GPIO Function Map
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
4
3
2
Date: Sheet
34 6 Wednesday, February 01, 2012
34 6 Wednesday, February 01, 2012
34 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
CPU1A
CPU1A
BALLMAP_REV=1.4
BALLMAP_REV=1.4
PEG_RX_P0 20
PEG_RX_N0 20
PEG_RX_P1 20
PEG_RX_N1 20
PEG_RX_P2 20
PEG_RX_N2 20
D D
C C
CPU_VTT
PEG_RX_P3 20
PEG_RX_N3 20
PEG_RX_P4 20
PEG_RX_N4 20
PEG_RX_P5 20
PEG_RX_N5 20
PEG_RX_P6 20
PEG_RX_N6 20
PEG_RX_P7 20
PEG_RX_N7 20
PEG_RX_P8 20
PEG_RX_N8 20
PEG_RX_P9 20
PEG_RX_N9 20
PEG_RX_P10 20
PEG_RX_N10 20
PEG_RX_P11 20
PEG_RX_N11 20
PEG_RX_P12 20
PEG_RX_N12 20
PEG_RX_P13 20
PEG_RX_N13 20
PEG_RX_P14 20
PEG_RX_N14 20
PEG_RX_P15 20
PEG_RX_N15 20
DMI_RX_P0 12
DMI_RX_N0 12
DMI_RX_P1 12
DMI_RX_N1 12
DMI_RX_P2 12
DMI_RX_N2 12
DMI_RX_P3 12
DMI_RX_N3 12
R276 24.9-1-04 R276 24.9-1-04
1 2
RQ
PEG_RX_P0
PEG_RX_N0
PEG_RX_P1
PEG_RX_N1
PEG_RX_P2
PEG_RX_N2
PEG_RX_P3
PEG_RX_N3
PEG_RX_P4
PEG_RX_N4
PEG_RX_P5
PEG_RX_N5
PEG_RX_P6
PEG_RX_N6
PEG_RX_P7
PEG_RX_N7
PEG_RX_P8
PEG_RX_N8
PEG_RX_P9
PEG_RX_N9
PEG_RX_P10
PEG_RX_N10
PEG_RX_P11
PEG_RX_N11
PEG_RX_P12
PEG_RX_N12
PEG_RX_P13
PEG_RX_N13
PEG_RX_P14
PEG_RX_N14
PEG_RX_P15
PEG_RX_N15
DMI_RX_P0
DMI_RX_N0
DMI_RX_P1
DMI_RX_N1
DMI_RX_P2
DMI_RX_N2
DMI_RX_P3
DMI_RX_N3
PEG_COMP
B11
B12
D12
D11
C10
E10
AA4
AA5
C9
E9
B8
B7
C6
C5
A5
A6
E2
E1
F4
F3
G2
G1
H3
H4
J1
J2
K3
K4
L1
L2
M3
M4
N1
N2
W5
W4
V3
V4
Y3
Y4
P3
P4
R2
R1
T4
T3
U2
U1
B5
C4
B4
PEG_RX_0
PEG_RX#_0
PEG_RX_1
PEG_RX#_1
PEG_RX_2
PEG_RX#_2
PEG_RX_3
PEG_RX#_3
PEG_RX_4
PEG_RX#_4
PEG_RX_5
PEG_RX#_5
PEG_RX_6
PEG_RX#_6
PEG_RX_7
PEG_RX#_7
PEG_RX_8
PEG_RX#_8
PEG_RX_9
PEG_RX#_9
PEG_RX_10
PEG_RX#_10
PEG_RX_11
PEG_RX#_11
PEG_RX_12
PEG_RX#_12
PEG_RX_13
PEG_RX#_13
PEG_RX_14
PEG_RX#_14
PEG_RX_15
PEG_RX#_15
DMI_RX_0
DMI_RX#_0
DMI_RX_1
DMI_RX#_1
DMI_RX_2
DMI_RX#_2
DMI_RX_3
DMI_RX#_3
PE_RX_0
PE_RX#_0
PE_RX_1
PE_RX#_1
PE_RX_2
PE_RX#_2
PE_RX_3
PE_RX#_3
PEG_ICOMPO
PEG_RCOMPO
PEG_COMPI
SKT_H2_CRB
SKT_H2_CRB
PEG DMI GEN
PEG DMI GEN
PEG_TX_0
PEG_TX#_0
PEG_TX_1
PEG_TX#_1
PEG_TX_2
PEG_TX#_2
PEG_TX_3
PEG_TX#_3
PEG_TX_4
PEG_TX#_4
PEG_TX_5
PEG_TX#_5
PEG_TX_6
PEG_TX#_6
PEG_TX_7
PEG_TX#_7
PEG_TX_8
PEG_TX#_8
PEG_TX_9
PEG_TX#_9
PEG_TX_10
PEG_TX#_10
PEG_TX_11
PEG_TX#_11
PEG_TX_12
PEG_TX#_12
PEG_TX_13
PEG_TX#_13
PEG_TX_14
PEG_TX#_14
PEG_TX_15
PEG_TX#_15
DMI_TX_0
DMI_TX#_0
DMI_TX_1
DMI_TX#_1
DMI_TX_2
DMI_TX#_2
DMI_TX_3
DMI_TX#_3
PE_TX_0
PE_TX#_0
PE_TX_1
PE_TX#_1
PE_TX_2
PE_TX#_2
PE_TX_3
PE_TX#_3
1 OF 10
1 OF 10
4
C13
C14
E14
E13
G14
G13
F12
F11
J14
J13
D8
D7
D3
C3
E6
E5
F8
F7
G10
G9
G5
G6
K7
K8
J5
J6
M8
M7
L6
L5
N5
N6
V7
V6
W7
W8
Y6
Y7
AA7
AA8
P8
P7
T7
T8
R6
R5
U5
U6
PEG_TX_P0
PEG_TX_N0
PEG_TX_P1
PEG_TX_N1
PEG_TX_P2
PEG_TX_N2
PEG_TX_P3
PEG_TX_N3
PEG_TX_P4
PEG_TX_N4
PEG_TX_P5
PEG_TX_N5
PEG_TX_P6
PEG_TX_N6
PEG_TX_P7
PEG_TX_N7
PEG_TX_P8
PEG_TX_N8
PEG_TX_P9
PEG_TX_N9
PEG_TX_P10
PEG_TX_N10
PEG_TX_P11
PEG_TX_N11
PEG_TX_P12
PEG_TX_N12
PEG_TX_P13
PEG_TX_N13
PEG_TX_P14
PEG_TX_N14
PEG_TX_P15
PEG_TX_N15
DMI_TX_P0
DMI_TX_N0
DMI_TX_P1
DMI_TX_N1
DMI_TX_P2
DMI_TX_N2
DMI_TX_P3
DMI_TX_N3
PEG_TX_P0 20
PEG_TX_N0 20
PEG_TX_P1 20
PEG_TX_N1 20
PEG_TX_P2 20
PEG_TX_N2 20
PEG_TX_P3 20
PEG_TX_N3 20
PEG_TX_P4 20
PEG_TX_N4 20
PEG_TX_P5 20
PEG_TX_N5 20
PEG_TX_P6 20
PEG_TX_N6 20
PEG_TX_P7 20
PEG_TX_N7 20
PEG_TX_P8 20
PEG_TX_N8 20
PEG_TX_P9 20
PEG_TX_N9 20
PEG_TX_P10 20
PEG_TX_N10 20
PEG_TX_P11 20
PEG_TX_N11 20
PEG_TX_P12 20
PEG_TX_N12 20
PEG_TX_P13 20
PEG_TX_N13 20
PEG_TX_P14 20
PEG_TX_N14 20
PEG_TX_P15 20
PEG_TX_N15 20
DMI_TX_P0 12
DMI_TX_N0 12
DMI_TX_P1 12
DMI_TX_N1 12
DMI_TX_P2 12
DMI_TX_N2 12
DMI_TX_P3 12
DMI_TX_N3 12
3
CPU_VTT
FDI_FSYNC0 16
FDI_LSYNC0 16
FDI_FSYNC1 16
FDI_LSYNC1 16
FDI_INT 16
1 2
R358 24.9-1-04 R358 24.9-1-04
Close to CPU
FDI_FSYNC0
FDI_LSYNC0
FDI_FSYNC1
FDI_LSYNC1
FDI_INT
FDI_COMP
AC5
AC4
AE5
AE4
AG3
AE2
AE1
AB7
AD37
AG4
AJ29
AJ30
AJ31
AV34
AW34
R34
R36
R38
R40
AU40
AW38
P35
P37
P39
A38
C2
D1
CPU1B
CPU1B
BALLMAP_REV=1.4
BALLMAP_REV=1.4
FDI_FSYNC_0
FDI_LSYNC_0
FDI_FSYNC_1
FDI_LSYNC_1
FDI_INT
FDI_COMPIO
FDI_ICOMPO
RSVD_04
RSVD_05
RSVD_08
RSVD_10
RSVD_11
RSVD_12
RSVD_19
RSVD_21
RSVD_43
RSVD_44
RSVD_45
RSVD_46
RSVD_47
RSVD_48
RSVD_49
NCTF_01
NCTF_02
NCTF_03
NCTF_04
NCTF_05
SKT_H2_CRB
SKT_H2_CRB
2
FDI LINK
FDI LINK
SB_DIMM_DQVREF
SA_DIMM_DQVREF
2 OF 10
2 OF 10
FDI_TX_0
FDI_TX#_0
FDI_TX_1
FDI_TX#_1
FDI_TX_2
FDI_TX#_2
FDI_TX_3
FDI_TX#_3
FDI_TX_4
FDI_TX#_4
FDI_TX_5
FDI_TX#_5
FDI_TX_6
FDI_TX#_6
FDI_TX_7
FDI_TX#_7
RSVD_15
RSVD_14
RSVD_13
RSVD_17
RSVD_22
RSVD_07
RSVD_03
RSVD_06
RSVD_09
RSVD_27
RSVD_26
RSVD_25
RSVD_31
RSVD_41
AC8
FDI_TX_P0
AC7
FDI_TX_N0
AC2
FDI_TX_P1
AC3
FDI_TX_N1
AD2
FDI_TX_P2
AD1
FDI_TX_N2
AD4
FDI_TX_P3
AD3
FDI_TX_N3
AD7
FDI_TX_P4
AD6
FDI_TX_N4
AE7
FDI_TX_P5
AE8
FDI_TX_N5
AF3
FDI_TX_P6
AF2
FDI_TX_N6
AG2
FDI_TX_P7
AG1
FDI_TX_N7
AH1
DIMM_DQ_CPU_VREF_B
AH4
DIMM_DQ_CPU_VREF_A
AT11
AP20
AN20
AU10
AY10
AF4
AB6
AE6
AJ11
D38
C39
C38
J34
N34
FDI_TX_P0 16
FDI_TX_N0 16
FDI_TX_P1 16
FDI_TX_N1 16
FDI_TX_P2 16
FDI_TX_N2 16
FDI_TX_P3 16
FDI_TX_N3 16
FDI_TX_P4 16
FDI_TX_N4 16
FDI_TX_P5 16
FDI_TX_N5 16
FDI_TX_P6 16
FDI_TX_N6 16
FDI_TX_P7 16
FDI_TX_N7 16
C336
C336
.1U-04
.1U-04
GND GND
1
DIMM_DQ_CPU_VREF_B 11
DIMM_DQ_CPU_VREF_A 11
C333
C333
.1U-04
.1U-04
2010 WW04 P.04
SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4MIL TRACE TO RQ.
B B
1 ROUTE B5 TO RQ. 1 AS A SEPERATE 12MIL TRACE.
A A
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
CPU - DMI/FDI/PEG
CPU - DMI/FDI/PEG
CPU - DMI/FDI/PEG
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
44 6 Wednesday, February 01, 2012
44 6 Wednesday, February 01, 2012
44 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
4
3
2
1
DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP
VCC1.8
R257
D D
C C
R257
2.2K-04
2.2K-04
1 2
PROC_SEL
2 1
C216
C216
.1U-04-O
.1U-04-O
GND
CFG_0
CFG_0 34
To Hook2 for PDG Require
VR_HOT_L 40
CPU_PWROK 14,34,42
CPU_RST_L 34,8
DRAM_PWROK 14
PDG 0.7 P.264 RES is 200&120 ohm
2011.06.29 0 ohm Change to 120 ohm
VR_HOT_L PROCHOT_L
CPU_PWROK CPU_PWROK_RC
CPU_RST_L
DRAM_PWROK
CPU_VTT
Close to CPU
1 2
R256 0-04 R256 0-04
R312 0-04 R312 0-04
R284 0-04 R284 0-04
R406 120-04R406 120-04
1 2
1 2
1 2
C243
C243
.1U-04-O
.1U-04-O
R260
R260
1 2
90.9-1-04-O
90.9-1-04-O
R258
R258
1 2
110-1-04
110-1-04
R252
R252
1 2
75-1-04
75-1-04
CPU_RST_L_RC
DRAM_PWROK_RC
C227
C227
.1U-04-O
.1U-04-O
.1U-04-O
.1U-04-O
VR_SVID_CK
VR_SVID_DATAOUT
VR_SVID_ALERT_L
C350
C350
GND GND GND
VR_SVID_CK 40
VR_SVID_DATAOUT 40
VR_SVID_ALERT_L 40
2"~3"
VR_SVID_CK
VR_SVID_DATAOUT
GND
CK_CPU_100M_P 15
CK_CPU_100M_N 15
1 2
R259 44.2-1-04 R259 44.2-1-04
PM_SYNC 13
H_PECI 26
CPU_THERMTRIP_L 13
H_SKTOCC_L 14,40
PROC_SEL 16
Near CPU
1 2
R279 1K-04-O R279 1K-04-O
1 2
R269 1K-04-O R269 1K-04-O
1 2
R282 1K-04-O R282 1K-04-O
1 2
R283 1K-04-O R283 1K-04-O
1 2
R294 1K-04-O R294 1K-04-O
1 2
R297 1K-04-O R297 1K-04-O
1 2
R296 1K-04-O R296 1K-04-O
1 2
R295 1K-04-O R295 1K-04-O
1 2
R280 1K-04-O R280 1K-04-O
1 2
R281 1K-04-O R281 1K-04-O
1 2
R299 1K-04-O R299 1K-04-O
1 2
R298 1K-04-O R298 1K-04-O
1 2
R301 1K-04-O R301 1K-04-O
1 2
R310 1K-04-O R310 1K-04-O
1 2
R300 1K-04-O R300 1K-04-O
1 2
R311 1K-04-O R311 1K-04-O
1 2
R270 1K-04-O R270 1K-04-O
1 2
R271 1K-04-O R271 1K-04-O
CK_CPU_100M_P
CK_CPU_100M_N
VIDALERT_R_L VR_SVID_ALERT_L
CPU_PWROK_RC
DRAM_PWROK_RC
CPU_RST_L_RC
PM_SYNC
H_PECI
CATERR_L
PROCHOT_L
CPU_THERMTRIP_L
H_SKTOCC_L
PROC_SEL
DIMM_VREF_CPU
CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
W2
BCLK_0
W1
BCLK#_0
C37
VIDSCLK
B37
VIDSOUT
A37
VIDALERT#
J40
UNCOREPWRGOOD
AJ19
SM_DRAMPWROK
F36
RESET#
E38
PM_SYNC
J35
PECI
E37
CATERR#
H34
PROCHOT#
G35
THERMTRIP#
AJ33
SKTOCC#
K32
PROC_SEL
AJ22
SM_VREF
H36
CFG_0
J36
CFG_1
J37
CFG_2
K36
CFG_3
L36
CFG_4
N35
CFG_5
L37
CFG_6
M36
CFG_7
J38
CFG_8
L35
CFG_9
M38
CFG_10
N36
CFG_11
N38
CFG_12
N39
CFG_13
N37
CFG_14
N40
CFG_15
G37
CFG_16
G36
CFG_17
AT14
RSVD_016
AY3
RSVD_023
H7
RSVD_028
H8
RSVD_029
CPU1E
CPU1E
SKT_H2_CRB
SKT_H2_CRB
BALLMAP_REV=1.4
BALLMAP_REV=1.4
VCCP_SELECT
VCCSA_VID
VCCSA_SENSE
VCC_SENSE
VSS_SENSE
VCCIO_SENSE
VSSIO_SENSE
VCCAXG_SENSE
VSSAXG_SENSE
5 OF 10
5 OF 10
TDO
TCK
TMS
TRST#
PRDY#
PREQ#
DBR#
RSVD_001
RSVD_002
BPM#_0
BPM#_1
BPM#_2
BPM#_3
BPM#_4
BPM#_5
BPM#_6
BPM#_7
RSVD_024
RSVD_030
RSVD_037
RSVD_036
RSVD_033
RSVD_040
RSVD_039
RSVD_018
RSVD_020
RSVD_038
RSVD_032
RSVD_034
RSVD_035
RSVD_050
RSVD_053
RSVD_051
RSVD_052
VCC
R154
R154
10K-04
10K-04
H_TRST_L
H_TMS
H_TDI
H_TCK
1 2
CPU_PWROK
H_PECI
CATERR_L
PROCHOT_L
1 2
R153
R153
4.7K-04
4.7K-04
1 2
GND
3VSB
1 2
R322 0-04 R322 0-04
BPM_L_[0..7] 34
R314 51.1-04-O R314 51.1-04-O
R286 1K-04-O R286 1K-04-O
R302 1K-04-O R302 1K-04-O
R253 51-04 R253 51-04
R303 51-04-O R303 51-04-O
VTT_SEL 39
R323
R323
220-04-O
220-04-O
1 2
SYS_RST_L
CRB 1.0 P.10
RN9 51-8P4R-04RN9 51-8P4R-04
1 2
3 4
5 6
7 8
Close to CPU
1 2
1 2
1 2
1 2
1 2
CPU_VTT
CPU_VTT
For XDP
SYS_RST_L 14,29,34
GND
CATERR_L,
CPU_THERMTRIP_L
Pull Up Resistor
2010 MoW05 Remove
P33
VTT_SEL
P34
VCCSA_VID
T2
VCCSA_SEN
A36
VCC_SEN
B36
VSS_SEN
AB4
VCCIO_SEN
AB3
VSSIO_SEN
L32
VCCAXG_SEN
M32
VSSAXG_SEN
L39
H_TDO
L40
M40
L38
J39
K38
K40
E39
C40
D40
H40
H38
G38
G40
G39
F38
E40
F40
B39
J33
L34
L33
K34
N33
M34
AV1
AW2
L9
J9
K9
L31
J31
K31
AD34
AD35
H_TDI
H_TCK
H_TMS
H_TRST_L
H_PRDY_L
H_PREQ_L
H_DBR
XDP_H_CLK_DP
XDP_H_CLK_DN
BPM_L_0
BPM_L_1
BPM_L_2
BPM_L_3
BPM_L_4
BPM_L_5
BPM_L_6
BPM_L_7
TDI
VCCSA_VID 38
VCCSA_SEN 38
VCC_SEN 40
VSS_SEN 40
VCCIO_SEN 39
VSSIO_SEN 39
VCCAXG_SEN 40
VSSAXG_SEN 40
H_TDO 34
H_TDI 34
H_TCK 34
H_TMS 34
H_TRST_L 34
H_PRDY_L 34
H_PREQ_L 34
XDP_H_CLK_DP 34
XDP_H_CLK_DN 34
BPM_L_[0..7]
CBR 1.0 P.10
R313
R313
GND
1K-04
1K-04
CPU_THERMTRIP_L
B B
2011.09.10 Remove Divider Control Circuit
Pcpu
VDIMM
R401
R401
1K-1-04
1K-1-04
1 2
DIMM_VREF_CPU
SC36
R400
R400
1K-1-04
1K-1-04
A A
1 2
Place Pcpu in
Socket Cavity.
SC36
.1U-04-X
.1U-04-X
GND GND
Layout Note:
All Parts Close yo CPU
10 mils
DIMM_VREF_CPU Control Mode:
Control
Mode
Divider
Part
Mcpu
Ncpu
Pcpu V
X
X
PCH +
Controller
V
V
X
Default
DIMM_VREF_CPU Control Circuit
5
4
3
2
CFG H L
01reserved
reserved reserved
2
NORMAL PEGLANE REVERSAL[0], X16
3
reserved reserved
4
reserved reserved
5
6
7
reserved reserved reserved
reserved
8
reserved
9
reserved
10
11
reserved reserved reserved
12
reserved
reserved
13
reserved
14
reserved
15
CFG_[0..17] HAVE INTERNAL PULL-UPS
1 X 16
*
2 X 8
Title
Title
Title
CPU - MISC
CPU - MISC
CPU - MISC
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
Date: Sheet
reserved
reserved
REVERSE
reserved
reserved
*
*
*
*
reserved
reserved
reserved reserved
reserved
reserved
reserved
reserved
SEL0 SEL1 PCIE CONFIG
01 11
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
DESCRIPTION
reserved
PEOFGSEL[0]
PEOFGSEL[1]
reserved
reserved
reserved
reserved
reserved
reserved
CFG[5:6]:
11=DEFAULT X16,
01=2X8,
10=RESERVED,
00=X8,X4,X4
54 6 Wednesday, February 01, 2012
54 6 Wednesday, February 01, 2012
54 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
M_CKE_A0 46
M_CKE_A1 46
M_DATA_A[0..63] 9
M_DQS_A_P[0..7] 9
M_DQS_A_N[0..7] 9
D D
M_MA_A[0..15] 9
M_BS_A[0..2] 9
M_CS_A_L[0..1] 9
M_ODT_A[0..1] 9
M_CLK_A_P[0..1] 9
M_CLK_A_N[0..1] 9
M_WE_A_L 9
M_CAS_A_L 9
M_RAS_A_L 9
M_CKE_A0
M_CKE_A1
M_DATA_A[0..63]
M_DQS_A_P[0..7]
M_DQS_A_N[0..7]
M_MA_A[0..15]
M_BS_A[0..2]
M_CS_A_L[0..1]
M_ODT_A[0..1]
M_CLK_A_P[0..1]
M_CLK_A_N[0..1]
M_WE_A_L
M_CAS_A_L
M_RAS_A_L
DDR3 CH.A
DDR3_DRAMRST_L 46
C C
B B
M_DATA_B[0..63] 10
M_DQS_B_P[0..7] 10
M_DQS_B_N[0..7] 10
M_MA_B[0..15] 10
M_BS_B[0..2] 10
M_CS_B_L[0..1] 10
M_ODT_B[0..1] 10
M_CLK_B_P[0..1] 10
M_CLK_B_N[0..1] 10
M_WE_B_L 10
M_CAS_B_L 10
M_RAS_B_L 10
M_CKE_B0 46
M_CKE_B1 46
DDR3_DRAMRST_L
M_DATA_B[0..63]
M_DQS_B_P[0..7]
M_DQS_B_N[0..7]
M_MA_B[0..15]
M_BS_B[0..2]
M_CS_B_L[0..1]
M_ODT_B[0..1]
M_CLK_B_P[0..1]
M_CLK_B_N[0..1]
M_WE_B_L
M_CAS_B_L
M_RAS_B_L
M_CKE_B0
M_CKE_B1
DDR3 CH.B
4
M_DATA_A0
M_DATA_A1
M_DATA_A2
M_DATA_A3
M_DATA_A4
M_DATA_A5
M_DATA_A6
M_DATA_A7
M_DATA_A8
M_DATA_A9
M_DATA_A10
M_DATA_A11
M_DATA_A12
M_DATA_A13
M_DATA_A14
M_DATA_A15
M_DATA_A16
M_DATA_A17
M_DATA_A18
M_DATA_A19
M_DATA_A20
M_DATA_A21
M_DATA_A22
M_DATA_A23
M_DATA_A24
M_DATA_A25
M_DATA_A26
M_DATA_A27
M_DATA_A28
M_DATA_A29
M_DATA_A30
M_DATA_A31
M_DATA_A32
M_DATA_A33
M_DATA_A34
M_DATA_A35
M_DATA_A36
M_DATA_A37
M_DATA_A38
M_DATA_A39
M_DATA_A40
M_DATA_A41
M_DATA_A42
M_DATA_A43
M_DATA_A44
M_DATA_A45
M_DATA_A46
M_DATA_A47
M_DATA_A48
M_DATA_A49
M_DATA_A50
M_DATA_A51
M_DATA_A52
M_DATA_A53
M_DATA_A54
M_DATA_A55
M_DATA_A56
M_DATA_A57
M_DATA_A58
M_DATA_A59
M_DATA_A60
M_DATA_A61
M_DATA_A62
M_DATA_A63
M_DQS_A_P0
M_DQS_A_P1
M_DQS_A_P2
M_DQS_A_P3
M_DQS_A_P4
M_DQS_A_P5
M_DQS_A_P6
M_DQS_A_P7
M_DQS_A_N0
M_DQS_A_N1
M_DQS_A_N2
M_DQS_A_N3
M_DQS_A_N4
M_DQS_A_N5
M_DQS_A_N6
M_DQS_A_N7
AN1
AN4
AR3
AR4
AN2
AN3
AR2
AR1
AV2
AW3
AV5
AW5
AU2
AU3
AU5
AY5
AY7
AU7
AV9
AU9
AV7
AW7
AW9
AY9
AU35
AW37
AU39
AU36
AW35
AY36
AU38
AU37
AR40
AR37
AN38
AN37
AR39
AR38
AN39
AN40
AL40
AL37
AJ38
AJ37
AL39
AL38
AJ39
AJ40
AG40
AG37
AE38
AE37
AG39
AG38
AE39
AE40
AK3
AP3
AW4
AV8
AV37
AP38
AK38
AF38
AK2
AP2
AV4
AW8
AV36
AP39
AK39
AF39
AJ3
AJ4
AL3
AL4
AJ2
AJ1
AL2
AL1
CPU1C
CPU1C
BALLMAP_REV=1.4
BALLMAP_REV=1.4
SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SKT_H2_CRB
SKT_H2_CRB
3
Pay Attention to
This Part!
AV27
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14
SA_MA_15
SA_WE#
SA_CAS#
SA_RAS#
SA_BS_0
SA_BS_1
SA_BS_2
SA_CS#_0
SA_CS#_1
SA_CS#_2
SA_CS#_3
SA_CKE_0
SA_CKE_1
SA_CKE_2
SA_CKE_3
SA_ODT_0
SA_ODT_1
SA_ODT_2
SA_ODT_3
SA_CK_0
SA_CK#_0
SA_CK_1
SA_CK#_1
SA_CK_2
SA_CK#_2
SA_CK_3
SA_CK#_3
SM_DRAMRST#
SA_DQS_8
SA_DQS#_8
SA_ECC_CB_0
SA_ECC_CB_1
SA_ECC_CB_2
SA_ECC_CB_3
SA_ECC_CB_4
SA_ECC_CB_5
SA_ECC_CB_6
SA_ECC_CB_7
DDR_0
DDR_0
3 OF 10
3 OF 10
M_MA_A0
AY24
M_MA_A1
AW24
M_MA_A2
AW23
M_MA_A3
AV23
M_MA_A4
AT24
M_MA_A5
AT23
M_MA_A6
AU22
M_MA_A7
AV22
M_MA_A8
AT22
M_MA_A9
AV28
M_MA_A10
AU21
M_MA_A11
AT21
M_MA_A12
AW32
M_MA_A13
AU20
M_MA_A14
AT20
M_MA_A15
AW29
M_WE_A_L
AV30
M_CAS_A_L
AU28
M_RAS_A_L
AY29
M_BS_A0
AW28
M_BS_A1
AV20
M_BS_A2
AU29
M_CS_A_L0
AV32
M_CS_A_L1
AW30
AU33
AV19
M_CKE_A0
AT19
M_CKE_A1
AU18
AV18
AV31
M_ODT_A0
AU32
M_ODT_A1
AU30
AW33
AY25
M_CLK_A_P0
AW25
M_CLK_A_N0
AU24
M_CLK_A_P1
AU25
M_CLK_A_N1
AW27
AY27
AV26
AW26
AW18
DDR3_DRAMRST_R_L
AV13
AV12
AU12
AU14
AW13
Desktop dosen't support
AY13
ECC
AU13
AU11
AY12
AW12
R446 0-04 R446 0-04
1 2
.1U-04-O
.1U-04-O
For RC Filter
DDR3_DRAMRST_L
C372
C372
GND
M_DATA_B0
M_DATA_B1
M_DATA_B2
M_DATA_B3
M_DATA_B4
M_DATA_B5
M_DATA_B6
M_DATA_B7
M_DATA_B13
M_DATA_B9
M_DATA_B11
M_DATA_B15
M_DATA_B12
M_DATA_B8
M_DATA_B14
M_DATA_B10
M_DATA_B16
M_DATA_B17
M_DATA_B18
M_DATA_B19
M_DATA_B20
M_DATA_B21
M_DATA_B22
M_DATA_B23
M_DATA_B24
M_DATA_B25
M_DATA_B26
M_DATA_B27
M_DATA_B28
M_DATA_B29
M_DATA_B30
M_DATA_B31
M_DATA_B32
M_DATA_B33
M_DATA_B34
M_DATA_B35
M_DATA_B36
M_DATA_B37
M_DATA_B38
M_DATA_B39
M_DATA_B40
M_DATA_B41
M_DATA_B42
M_DATA_B43
M_DATA_B44
M_DATA_B45
M_DATA_B46
M_DATA_B47
M_DATA_B48
M_DATA_B52
M_DATA_B55
M_DATA_B51
M_DATA_B54
M_DATA_B49
M_DATA_B53
M_DATA_B50
M_DATA_B56
M_DATA_B57
M_DATA_B58
M_DATA_B59
M_DATA_B60
M_DATA_B61
M_DATA_B62
M_DATA_B63
M_DQS_B_P0
M_DQS_B_P1
M_DQS_B_P2
M_DQS_B_P3
M_DQS_B_P4
M_DQS_B_P5
M_DQS_B_P6
M_DQS_B_P7
M_DQS_B_N0
M_DQS_B_N1
M_DQS_B_N2
M_DQS_B_N3
M_DQS_B_N4
M_DQS_B_N5
M_DQS_B_N6
M_DQS_B_N7
DDR3 CH.A DDR3 CH.B
2
CPU1D
CPU1D
BALLMAP_REV=1.4
AG7
AG8
AG5
AG6
AM7
AM10
AL10
AM6
AM9
AP7
AR7
AP10
AR10
AP6
AR6
AP9
AR9
AM12
AM13
AR13
AP13
AL12
AL13
AR12
AP12
AR28
AR29
AL28
AL29
AP28
AP29
AM28
AM29
AP32
AP31
AP35
AP34
AR32
AR31
AR35
AR34
AM32
AM31
AL35
AL32
AM34
AL31
AM35
AL34
AH35
AH34
AE34
AE35
AJ35
AJ34
AF33
AF35
AH7
AM8
AR8
AN13
AN29
AP33
AL33
AG35
AH6
AP8
AN12
AN28
AR33
AM33
AG34
AJ9
AJ8
AJ6
AJ7
AL7
AL6
AL9
AL8
BALLMAP_REV=1.4
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SKT_H2_CRB
SKT_H2_CRB
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14
SB_MA_15
SA_CK[2]
SA_CK[1]
SA_ODT[2]
SB_BS_0
SB_BS_1
SB_BS_2
SB_CS#_0
SB_CS#_1
SB_CS#_2
SB_CS#_3
SB_CKE_0
SB_CKE_1
SB_CKE_2
SB_CKE_3
SB_ODT_0
SB_ODT_1
SB_ODT_2
SB_ODT_3
SB_CK_0
SB_CK#_0
SB_CK_1
SB_CK#_1
SB_CK_2
SB_CK#_2
SB_CK_3
SB_CK#_3
SB_DQS_8
SB_DQS#_8
SB_ECC_CB_0
SB_ECC_CB_1
SB_ECC_CB_2
SB_ECC_CB_3
SB_ECC_CB_4
SB_ECC_CB_5
SB_ECC_CB_6
SB_ECC_CB_7
DDR_1
DDR_1
4 OF 10
4 OF 10
AK24
M_MA_B0
AM20
M_MA_B1
AM19
M_MA_B2
AK18
M_MA_B3
AP19
M_MA_B4
AP18
M_MA_B5
AM18
M_MA_B6
AL18
M_MA_B7
AN18
M_MA_B8
AY17
M_MA_B9
AN23
M_MA_B10
AU17
M_MA_B11
AT18
M_MA_B12
AR26
M_MA_B13
AY16
M_MA_B14
AV16
M_MA_B15
AR25
M_WE_B_L
AK25
M_CAS_B_L
AP24
M_RAS_B_L
AP23
M_BS_B0
AM24
M_BS_B1
AW17
M_BS_B2
AN25
M_CS_B_L0
AN26
M_CS_B_L1
AL25
AT26
AU16
M_CKE_B0
AY15
M_CKE_B1
AW15
AV15
AL26
M_ODT_B0
AP26
M_ODT_B1
AM26
AK26
AL21
M_CLK_B_P0
AL22
M_CLK_B_N0
AL20
M_CLK_B_P1
AK20
M_CLK_B_N1
AL23
AM22
AP21
AN21
AN16
AN15
AL16
AM16
AP16
Desktop dosen't support
AR16
ECC
AL15
AM15
AR15
AP15
1
A A
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
CPU - DDR3
CPU - DDR3
CPU - DDR3
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
64 6 Wednesday, February 01, 2012
64 6 Wednesday, February 01, 2012
64 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
4
3
2
1
CPU_VTT
BC42
BC42
.1U-X7-04
.1U-X7-04
BC23
BC23
.1U-X7-04
.1U-X7-04
BC24
BC24
.1U-X7-04
.1U-X7-04
BC29
BC29
.1U-X7-04
.1U-X7-04
DECOUPLING & STITCHING CAPS.
V_SA CPU_VTT
C258
GND
C277
C277
22U-X5-08
22U-X5-08
GND
C258
22U-X5-08-O
22U-X5-08-O
PLACE NEAR SKT EDGE OUTSIDE CAVITY.
CPU_VCORE
C217
C217
22U-X5-08
22U-X5-08
C219
C219
22U-X5-08
22U-X5-08
PLACE NEAR SKT EDGE OUTSIDE CAVITY.
SC34
C308
C308
22U-X5-08
22U-X5-08
SC34
22U-X5-08-X-O
22U-X5-08-X-O
SC28
SC28
22U-X5-08-X-O
22U-X5-08-X-O
SC29
SC29
22U-X5-08-X-O
22U-X5-08-X-O
SC25
SC25
22U-X5-08-X-O
22U-X5-08-X-O
SC21
SC21
22U-X5-08-X-O
22U-X5-08-X-O
SC31
SC31
22U-X5-08-X-O
22U-X5-08-X-O
PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY, BACKSIDE.
2
BC36
BC36
.1U-X7-04
.1U-X7-04
BC40
BC40
.1U-X7-04
.1U-X7-04
BC27
BC27
.1U-X7-04
.1U-X7-04
BC26
BC26
.1U-X7-04
.1U-X7-04
C279
C279
22U-X5-08
22U-X5-08
BC31
BC41
BC41
.1U-X7-04
.1U-X7-04
BC39
BC39
.1U-X7-04
.1U-X7-04
BC28
BC28
.1U-X7-04
.1U-X7-04
BC35
BC35
.1U-X7-04
.1U-X7-04
SC16
SC16
22U-X5-08-X
22U-X5-08-X
GND
C218
C218
22U-X5-08
22U-X5-08
SC35
SC35
22U-X5-08-X-O
22U-X5-08-X-O
C291
C291
22U-X5-08
22U-X5-08
SC27
SC27
22U-X5-08-X-O
22U-X5-08-X-O
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
BC31
BC32
BC32
.1U-X7-04
.1U-X7-04
.1U-X7-04
.1U-X7-04
BC34
BC34
.1U-X7-04
.1U-X7-04
BC30
BC30
.1U-X7-04
.1U-X7-04
GND
VCC1.8
BC37
BC37
C305
C305
.1U-X7-04
.1U-X7-04
22U-X5-08
22U-X5-08
GND
C220
C220
C278
C278
22U-X5-08
22U-X5-08
22U-X5-08
22U-X5-08
GND
V_AXG CPU_VTT
C272
SC33
SC33
22U-X5-08-X-O
22U-X5-08-X-O
GND
SC17
SC17
22U-X5-08-X-O
22U-X5-08-X-O
SC26
SC26
22U-X5-08-X-O
22U-X5-08-X-O
CPU - PWR
CPU - PWR
CPU - PWR
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
C272
22U-X5-08
22U-X5-08
SC30
SC30
22U-X5-08-X-O
22U-X5-08-X-O
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
GND
GND
GND
1
C304
C304
22U-X5-08
22U-X5-08
SC24
SC24
22U-X5-08-X-O
22U-X5-08-X-O
SC32
SC32
22U-X5-08-X
22U-X5-08-X
A
A
A
of
of
of
74 6 Wednesday, February 01, 2012
74 6 Wednesday, February 01, 2012
74 6 Wednesday, February 01, 2012
VDDQ_01
VDDQ_02
VDDQ_04
VDDQ_05
VDDQ_06
VDDQ_07
VDDQ_08
VDDQ_09
VDDQ_10
VDDQ_11
VDDQ_12
VDDQ_13
VDDQ_14
VDDQ_15
VDDQ_16
VDDQ_17
VDDQ_18
VDDQ_19
VDDQ_20
VDDQ_21
VDDQ_22
VDDQ_23
VDDQ_03
C271
C271
22U-X5-08
22U-X5-08
C266
C266
22U-X5-08
22U-X5-08
C292
C292
22U-X5-08
22U-X5-08
C293
C293
22U-X5-08
22U-X5-08
1.5V
MAX 4.5A
In
AJ13
AJ14
AJ23
AJ24
AR20
AR21
AR22
AR23
AR24
AU19
AU23
AU27
AU31
AV21
AV24
AV25
AV29
AV33
AW31
AY23
AY26
AY28
AJ20
GND
C270
C270
22U-X5-08
22U-X5-08
C283
C283
22U-X5-08
22U-X5-08
GND
MAX 35A
In
22uF
CPU_VCORE
V_AXG
SC19
SC19
22U-X5-08-X-O
22U-X5-08-X-O
SC13
SC13
22U-X5-08-X-O
22U-X5-08-X-O
AB33
AB34
AB35
AB36
AB37
AB38
AB39
AB40
AC33
AC34
AC35
AC36
AC37
AC38
AC39
AC40
T33
T34
T35
T36
T37
T38
T39
T40
U33
U34
U35
U36
U37
U38
U39
U40
W33
W34
W35
W36
W37
W38
Y33
Y34
Y35
Y36
Y37
Y38
V_AXG
CPU_VTT
C297
C297
22U-X5-08
22U-X5-08
SC18
SC18
22U-X5-08-X-O
22U-X5-08-X-O
SC14
SC14
22U-X5-08-X-O
22U-X5-08-X-O
SC15
SC15
22U-X5-08-X-O
22U-X5-08-X-O
CPU1H
CPU1H
VBALLMAP_REV=1.4
VBALLMAP_REV=1.4
VCCAXG_01
VCCAXG_02
VCCAXG_03
VCCAXG_04
VCCAXG_05
VCCAXG_06
VCCAXG_07
VCCAXG_08
VCCAXG_09
VCCAXG_10
VCCAXG_11
VCCAXG_12
VCCAXG_13
VCCAXG_14
VCCAXG_15
VCCAXG_16
VCCAXG_17
VCCAXG_18
VCCAXG_19
VCCAXG_20
VCCAXG_21
VCCAXG_22
VCCAXG_23
VCCAXG_24
VCCAXG_25
VCCAXG_26
VCCAXG_27
VCCAXG_28
VCCAXG_29
VCCAXG_30
VCCAXG_31
VCCAXG_32
VCCAXG_33
VCCAXG_34
VCCAXG_35
VCCAXG_36
VCCAXG_37
VCCAXG_38
VCCAXG_39
VCCAXG_40
VCCAXG_41
VCCAXG_42
VCCAXG_43
VCCAXG_44
SKT_H2_CRB
SKT_H2_CRB
8 OF 10
8 OF 10
Top Bottom
14+4 0
60
2 8
C298
C298
C285
C285
22U-X5-08
22U-X5-08
22U-X5-08
22U-X5-08
C296
C296
SC22
SC22
22U-X5-08
22U-X5-08
22U-X5-08-X-O
22U-X5-08-X-O
VDIMM
C306
C306
22U-X5-08
22U-X5-08
GND
GND
SC23
SC23
22U-X5-08-X-O
22U-X5-08-X-O
SC11
SC11
22U-X5-08-X-O
22U-X5-08-X-O
GND
C307
C307
22U-X5-08
22U-X5-08
1.05V/1.00V
MAX 8.8A
In
CPU_VTT V_AXG CPU_VCORE VDIMM
0.925V/0.85V
MAX 8.8A
In
V_SA
1.8V
MAX 1A
In
VCC1.8
CPU_VTT
C284
C284
22U-X5-08
22U-X5-08
SC12
SC12
22U-X5-08-X-O
22U-X5-08-X-O
SC38
SC38
22U-X5-08-X
22U-X5-08-X
C265
C265
22U-X5-08
22U-X5-08
C269
C269
22U-X5-08
22U-X5-08
CPU1G
CPU1G
BALLMAP_REV=1.4
BALLMAP_REV=1.4
M13
VCCIO_34
A11
VCCIO_01
A7
VCCIO_02
AA3
VCCIO_03
AB8
VCCIO_04
AF8
VCCIO_05
AG33
VCCIO_06
AJ16
VCCIO_07
AJ17
VCCIO_08
AJ26
VCCIO_09
AJ28
VCCIO_10
AJ32
VCCIO_11
AK15
VCCIO_12
AK17
VCCIO_13
AK19
VCCIO_14
AK21
VCCIO_15
AK23
VCCIO_16
AK27
VCCIO_17
AK29
VCCIO_18
AK30
VCCIO_19
B9
VCCIO_20
D10
VCCIO_21
D6
VCCIO_22
E3
VCCIO_23
E4
VCCIO_24
G3
VCCIO_25
G4
VCCIO_26
J3
VCCIO_27
J4
VCCIO_28
J7
VCCIO_29
J8
VCCIO_30
L3
VCCIO_31
L4
VCCIO_32
L7
VCCIO_33
N3
VCCIO_35
N4
VCCIO_36
N7
VCCIO_37
R3
VCCIO_38
R4
VCCIO_39
R7
VCCIO_40
U3
VCCIO_41
U4
VCCIO_42
U7
VCCIO_43
V8
VCCIO_44
W3
VCCIO_45
H10
VCCSA_01
H11
VCCSA_02
H12
VCCSA_03
J10
VCCSA_04
K10
VCCSA_05
K11
VCCSA_06
L11
VCCSA_07
L12
VCCSA_08
M10
VCCSA_09
M11
VCCSA_10
M12
VCCSA_11
AK11
VCCPLL_01
AK12
VCCPLL_02
SKT_H2_CRB
SKT_H2_CRB
C295
C295
22U-X5-08
22U-X5-08
C290
C290
22U-X5-08
22U-X5-08
C280
C280
22U-X5-08
22U-X5-08
C268
C268
22U-X5-08
22U-X5-08
POWER
POWER
C264
C264
22U-X5-08
22U-X5-08
C294
C294
22U-X5-08
22U-X5-08
C281
C281
22U-X5-08
22U-X5-08
C267
C267
22U-X5-08
22U-X5-08
7 OF 10
7 OF 10
VCC_082
VCC_083
VCC_084
VCC_085
VCC_086
VCC_087
VCC_088
VCC_089
VCC_090
VCC_091
VCC_092
VCC_093
VCC_094
VCC_095
VCC_096
VCC_097
VCC_098
VCC_099
VCC_100
VCC_101
VCC_102
VCC_103
VCC_104
VCC_105
VCC_106
VCC_107
VCC_108
VCC_109
VCC_110
VCC_111
VCC_112
VCC_113
VCC_114
VCC_115
VCC_116
VCC_117
VCC_118
VCC_119
VCC_120
VCC_121
VCC_122
VCC_123
VCC_124
VCC_125
VCC_126
VCC_127
VCC_128
VCC_129
VCC_130
VCC_131
VCC_132
VCC_133
VCC_134
VCC_135
VCC_136
VCC_137
VCC_138
VCC_139
VCC_140
VCC_141
VCC_142
VCC_143
VCC_144
VCC_145
VCC_146
VCC_147
VCC_148
VCC_149
VCC_150
VCC_151
VCC_152
VCC_153
VCC_154
VCC_155
VCC_156
VCC_157
VCC_158
VCC_159
VCC_160
VCC_161
MAX 112A
In
F32
F33
F34
G15
G16
G18
G19
G21
G22
G24
G25
G27
G28
G30
G31
G32
G33
H13
H14
H15
H16
H18
H19
H21
H22
H24
H25
H27
H28
H30
H31
H32
J12
J15
J16
J18
J19
J21
J22
J24
J25
J27
J28
J30
K15
K16
K18
K19
K21
K22
K24
K25
K27
K28
K30
L13
L14
L15
L16
L18
L19
L21
L22
L24
L25
L27
L28
L30
M14
M15
M16
M18
M19
M21
M22
M24
M25
M27
M28
M30
CPU_VCORE
C282
C282
22U-X5-08
22U-X5-08
SC20
SC20
22U-X5-08-X-O
22U-X5-08-X-O
MAX 112A
In
CPU_VCORE
D D
C C
B B
A A
CPU1F
CPU1F
BALLMAP_REV=1.4
BALLMAP_REV=1.4
A12
VCC_001
A13
VCC_002
A14
VCC_003
A15
VCC_004
A16
VCC_005
A18
VCC_006
A24
VCC_007
A25
VCC_008
A27
VCC_009
A28
VCC_010
B15
VCC_011
B16
VCC_012
B18
VCC_013
B24
VCC_014
B25
VCC_015
B27
VCC_016
B28
VCC_017
B30
VCC_018
B31
VCC_019
B33
VCC_020
B34
VCC_021
C15
VCC_022
C16
VCC_023
C18
VCC_024
C19
VCC_025
C21
VCC_026
C22
VCC_027
C24
VCC_028
C25
VCC_029
C27
VCC_030
C28
VCC_031
C30
VCC_032
C31
VCC_033
C33
VCC_034
C34
VCC_035
C36
VCC_036
D13
VCC_037
D14
VCC_038
D15
VCC_039
D16
VCC_040
D18
VCC_041
D19
VCC_042
D21
VCC_043
D22
VCC_044
D24
VCC_045
D25
VCC_046
D27
VCC_047
D28
VCC_048
D30
VCC_049
D31
VCC_050
D33
VCC_051
D34
VCC_052
D35
VCC_053
D36
VCC_054
E15
VCC_055
E16
VCC_056
E18
VCC_057
E19
VCC_058
E21
VCC_059
E22
VCC_060
E24
VCC_061
E25
VCC_062
E27
VCC_063
E28
VCC_064
E30
VCC_065
E31
VCC_066
E33
VCC_067
E34
VCC_068
E35
VCC_069
F15
VCC_070
F16
VCC_071
F18
VCC_072
F19
VCC_073
F21
VCC_074
F22
VCC_075
F24
VCC_076
F25
VCC_077
F27
VCC_078
F28
VCC_079
F30
VCC_080
F31
VCC_081
SKT_H2_CRB
SKT_H2_CRB
6 OF 10
6 OF 10
PLACE ALL 0805 CAPS INSIDE CPU SOCKET CAVITY, TOPSIDE.
5
4
3
5
CPU1J
CPU1I
CPU1I
BALLMAP_REV=1.4
BALLMAP_REV=1.4
A17
VSS_001
A23
VSS_002
A26
VSS_003
A29
VSS_004
A35
VSS_005
AA33
VSS_006
D D
C C
B B
A A
AA34
AA35
AA36
AA37
AA38
AC1
AC6
AD33
AD36
AD38
AD39
AD40
AD5
AD8
AE33
AE36
AF34
AF36
AF37
AF40
AG36
AH2
AH3
AH33
AH36
AH37
AH38
AH39
AH40
AH5
AH8
AJ12
AJ15
AJ18
AJ21
AJ25
AJ27
AJ36
AK10
AK13
AK14
AK16
AK22
AK28
AK31
AK32
AK33
AK34
AK35
AK36
AK37
AK40
AL11
AL14
AL17
AL19
AL24
AL27
AL30
AL36
AM1
AM11
AM14
AM17
AM2
AM21
AM23
AM25
AV39
AA6
AB5
AE3
AF1
AF5
AF6
AF7
AJ5
AK1
AK4
AK5
AK6
AK7
AK8
AK9
AL5
VSS_007
VSS_008
VSS_009
VSS_010
VSS_011
VSS_012
VSS_013
VSS_014
VSS_015
VSS_016
VSS_017
VSS_018
VSS_019
VSS_020
VSS_021
VSS_022
VSS_023
VSS_024
VSS_025
VSS_026
VSS_027
VSS_028
VSS_029
VSS_030
VSS_031
VSS_032
VSS_033
VSS_034
VSS_035
VSS_036
VSS_037
VSS_038
VSS_039
VSS_040
VSS_041
VSS_042
VSS_043
VSS_044
VSS_045
VSS_046
VSS_047
VSS_048
VSS_049
VSS_050
VSS_051
VSS_052
VSS_053
VSS_054
VSS_055
VSS_056
VSS_057
VSS_058
VSS_059
VSS_060
VSS_061
VSS_062
VSS_063
VSS_064
VSS_065
VSS_066
VSS_067
VSS_068
VSS_069
VSS_070
VSS_071
VSS_072
VSS_073
VSS_074
VSS_075
VSS_076
VSS_077
VSS_078
VSS_079
VSS_080
VSS_081
VSS_082
VSS_083
VSS_084
VSS_085
VSS_086
VSS_087
VSS_088
VSS_089
VSS_090
A4
VSS_NCTF_01
VSS_NCTF_02
SKT_H2_CRB
SKT_H2_CRB
9 OF 10
9 OF 10
5
VSS_091
VSS_092
VSS_093
VSS_094
VSS_095
VSS_096
VSS_097
VSS_098
VSS_099
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
AM27
AM3
AM30
AM36
AM37
AM38
AM39
AM4
AM40
AM5
AN10
AN11
AN14
AN17
AN19
AN22
AN24
AN27
AN30
AN31
AN32
AN33
AN34
AN35
AN36
AN5
AN6
AN7
AN8
AN9
AP1
AP11
AP14
AP17
AP22
AP25
AP27
AP30
AP36
AP37
AP4
AP40
AP5
AR11
AR14
AR17
AR18
AR19
AR27
AR30
AR36
AR5
AT1
AT10
AT12
AT13
AT15
AT16
AT17
AT2
AT25
AT27
AT28
AT29
AT3
AT30
AT31
AT32
AT33
AT34
AT35
AT36
AT37
AT38
AT39
AT4
AT40
AT5
AT6
AT7
AT8
AT9
AU1
AU15
AU26
AU34
AU4
AU6
AU8
AV10
GND GND GND GND
CPU1J
BALLMAP_REV=1.4
BALLMAP_REV=1.4
AV11
VSS_181
AV14
VSS_182
AV17
VSS_183
AV3
VSS_184
AV35
VSS_185
AV38
VSS_186
AV6
VSS_187
AW10
VSS_188
AW11
VSS_189
AW14
VSS_190
AW16
VSS_191
AW36
VSS_192
AW6
VSS_193
AY11
VSS_194
AY14
VSS_195
AY18
VSS_196
AY35
VSS_197
AY4
VSS_198
AY6
VSS_199
AY8
VSS_200
B10
VSS_201
B13
VSS_202
B14
VSS_203
B17
VSS_204
B23
VSS_205
B26
VSS_206
B29
VSS_207
B32
VSS_208
B35
VSS_209
B38
VSS_210
B6
VSS_211
C11
VSS_212
C12
VSS_213
C17
VSS_214
C20
VSS_215
C23
VSS_216
C26
VSS_217
C29
VSS_218
C32
VSS_219
C35
VSS_220
C7
VSS_221
C8
VSS_222
D17
VSS_223
D2
VSS_224
D20
VSS_225
D23
VSS_226
D26
VSS_227
D29
VSS_228
D32
VSS_229
D37
VSS_230
D39
VSS_231
D4
VSS_232
D5
VSS_233
D9
VSS_234
E11
VSS_235
E12
VSS_236
E17
VSS_237
E20
VSS_238
E23
VSS_239
E26
VSS_240
E29
VSS_241
E32
VSS_242
E36
VSS_243
E7
VSS_244
E8
VSS_245
F1
VSS_246
F10
VSS_247
F13
VSS_248
F14
VSS_249
F17
VSS_250
F2
VSS_251
F20
VSS_252
F23
VSS_253
F26
VSS_254
F29
VSS_255
F35
VSS_256
F37
VSS_257
F39
VSS_258
F5
VSS_259
F6
VSS_260
F9
VSS_261
G11
VSS_262
G12
VSS_263
G17
VSS_264
G20
VSS_265
G23
VSS_266
G26
VSS_267
G29
VSS_268
G34
VSS_269
G7
VSS_270
AY37
VSS_NCTF_03
B3
VSS_NCTF_04
SKT_H2_CRB
SKT_H2_CRB
4
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360
10 of 10
10 of 10
4
G8
H1
H17
H2
H20
H23
H26
H29
H33
H35
H37
H39
H5
H6
H9
J11
J17
J20
J23
J26
J29
J32
K1
K12
K13
K14
K17
K2
K20
K23
K26
K29
K33
K35
K37
K39
K5
K6
L10
L17
L20
L23
L26
L29
L8
M1
M17
M2
M20
M23
M26
M29
M33
M35
M37
M39
M5
M6
M9
N8
P1
P2
P36
P38
P40
P5
P6
R33
R35
R37
R39
R8
T1
T5
T6
U8
V1
V2
V33
V34
V35
V36
V37
V38
V39
V40
V5
W6
Y5
Y8
PCH_PLTRST_L 14,26,34
H1 HOLE-A H1 HOLE-A
1
2
3
4 5
AUGND
H5 HOLE-A H5 HOLE-A
1
2
3
4 5
GND
H7 HOLE-A H7 HOLE-A
1
2
3
4 5
3
3
1 2
R514 10K-04-O R514 10K-04-O
5.1K-04-O
5.1K-04-O
H6 HOLE-A H6 HOLE-A
1
2
3
4 5
GND
H2 HOLE-A H2 HOLE-A
1
2
3
4 5
GND
H3 HOLE-A H3 HOLE-A
1
2
3
4 5
GND GND
PCH_PLTRST_L QN22_B
8
7
6
8
7
6
8
7
6
R504
R504
1 2
C384
C384
.1U-04-O
.1U-04-O
8
7
6
8
7
6
8
7
6
2
1.1V
CPU_VTT
1 2
1 2
GND
R285
R285
1K-04-O
1K-04-O
R474
R474
178-1-04
178-1-04
1 2
R483
R483
330-04-O
330-04-O
1 2
QN20
QN20
2N3904-S-O
2N3904-S-O
E C
R475 330-04 R475 330-04
PCI_RSTW_L 26
VCC3
R496
R496
1K-04-O
1K-04-O
1 2
QN22_C
B
QN21
QN21
2N3904-S-O
2N3904-S-O
E C
GND
GND GND
VCC3
B
GND
1
CPU_RST_L CPU_RST_R_L
CPU_RST_L 34,5
PLTRST_L Driving Circuit
VA
15-EI1-010020
PCB M/B.Q77H2-AM2/B75H2-AM2.
V.B....244*244*1.6mm.4L..LEA
D-FREE.GREEN.OSP......GE1
11-018-115123 SOCKET.CPU..LGA
1155P SMD..G/F...BLACK.ACA-ZIF-096-E02..
..LEAD-FREE(RoHS/HF).LOTES
20-800-006211 SUBASSY.STEEL....LGA 1155/11
56P.W/BACK PLATE,CAP.ACA-ZIF-082-E32........
LEAD-FREE(RoHS/HF).LOTES
(104)
CPU1
CPU1
CPU_SUBASSY_STEEL
CPU_SUBASSY_STEEL
H8 HOLE-A H8 HOLE-A
1
2
3
4 5
H4 HOLE-A H4 HOLE-A
1
2
3
4 5
GND
GND
8
7
6
8
7
6
01D201-000060 PCH ES0
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
CPU - GND, CPU_RST_L
CPU - GND, CPU_RST_L
CPU - GND, CPU_RST_L
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
2
Date: Sheet
84 6 Wednesday, February 01, 2012
84 6 Wednesday, February 01, 2012
84 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
M_DQS_A_P[0..7]
M_DQS_A_N[0..7]
Desktop dosen't support
79
198
VTT_DDR
M_ODT_A0
M_ODT_A1
195
ODT177ODT0
RSVD
FREE
FREE
FREE49FREE48VTT
187
ECC
68
NC/PAR IN
167
53
NC/TEST4
NC/ERR OUT
VTT
239
240
120
CB(0)39CB(1)40CB(2)45CB(3)46CB(4)
VSS
VSS
VSS
235
232
229
VSS
M_DQS_A_P0
M_DQS_A_P1
M_DQS_A_N0
158
159
164
165
7
16
6
CB(5)
CB(6)
CB(7)
DQS(0)
DSQ(1)
DQS*(0)
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
226
223
220
217
214
211
208
205
202
M_ODT_A[0..1] 6
M_CS_A_L[0..1] 6
M_CLK_A_P[0..1] 6
M_CLK_A_N[0..1] 6
D D
0.75V
MAX 1A
C C
M_DQS_A_P2
M_DQS_A_N1
M_DQS_A_N2
25
15
24
DSQ(2)
DSQ*(1)
DSQ*(2)
VSS
VSS
VSS
VSS
199
166
163
160
157
M_DQS_A_P[0..7] 6
M_DQS_A_N[0..7] 6
M_DQS_A_P3
M_DQS_A_P4
M_DQS_A_P5
M_DQS_A_N3
M_DQS_A_N4
34
85
94
33
84
DSQ(3)
DQS(4)
DSQ*(3)
DQS*(4)
VSS
VSS
VSS
VSS
VSS
VSS
VSS
154
151
148
145
142
139
136
M_ODT_A[0..1]
M_CS_A_L[0..1]
M_CLK_A_P[0..1]
M_CLK_A_N[0..1]
M_DQS_A_N5
93
DQS(5)
DQS*(5)
VSS
VSS
133
130
4
The processor memory controller does not
have any DDR3 Data Mask (DM) signals
for either channel. As a result the DM[8:0]
pins of each DDR3 DIMM connector must
be tied directly to ground.
M_DQS_A_N7
M_DQS_A_P6
M_DQS_A_P7
M_DQS_A_N6
126
125
135
144
153
204
213
203
212
NC/DQS12*
NC/DQS13*
NC/DQS14*
DM4/DQS13
DM5/DQS14
VDIMM
VSS
134
143
103
112
43
102
111
42
DSQ(6)
DQS(7)
DQS(8)
DSQ*(6)
DQS*(7)
DQS*(8)
NC/DQS9*
DM0/DQS9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS98VSS95VSS92VSS89VSS86VSS83VSS80VSS47VSS44VSS41VSS38VSS35VSS32VSS29VSS26VSS23VSS20VSS17VSS14VSS11VSS8VSS5VSS2VDD
127
124
121
119
116
113
110
107
104
101
152
NC/DQS10*
NC/DQS11*
DM1/DQS10
DM2/DQS11
DM3/DQS12
1.5V
MAX 15A
S3 1.0A
CHANNEL A DIMMs
3
M_DATA_A[0..63]
GND
M_DATA_A1
M_DATA_A2
M_DATA_A3
M_DATA_A4
M_DATA_A5
M_DATA_A0
222
231
221
DM6/DQS15
162
230
161
NC/DQS15*
NC/DQS16*
DM7/DQS16
DM8/DQS17
VDD
197
DIMM_VREF_CA_A 11
DIMM_VREF_DQ_A 11
SMBCLK_MAIN 10,20,28,34
SMBDATA_MAIN 10,20,28,34
194
NC/DQS17*
VDD
191
DQ(0)3DQ(1)4DQ(2)9DQ(3)10DQ(4)
VDD
VDD
186
189
183
VCC3
VDD
122
123
DQ(5)
VDD
VDD
VDD
182
179
176
M_DATA_A[0..63] 6
M_DATA_A9
M_DATA_A10
M_DATA_A11
M_DATA_A12
M_DATA_A13
M_DATA_A14
M_DATA_A15
M_DATA_A6
M_DATA_A7
M_DATA_A8
128
129
12
13
DQ(6)
DQ(7)
DQ(8)
DQ(9)
VDD
VDD
VDD78VDD75VDD69VDD66VDD65VDD62VDD60VDD57VDDSPD
173
170
DIMM_VREF_CA_A
DIMM_VREF_DQ_A
SMBCLK_MAIN
SMBDATA_MAIN
M_BS_A[0..2] 6
M_DATA_A16
18
131
132
137
138
DQ(10)
DQ(11)19DQ(12)
DQ(13)
DQ(14)
DQ(15)
VDD
72
M_BS_A[0..2]
M_DATA_A23
M_DATA_A24
M_DATA_A25
M_DATA_A20
M_DATA_A21
M_DATA_A22
140
141
146
147
DQ(21)
DQ(22)
DQ(23)
SCL
118
238
M_DATA_A26
DQ(24)30DQ(25)31DQ(26)36DQ(27)37DQ(28)
SDA
SA1
117
237
GND GND
M_DATA_A17
M_DATA_A18
M_DATA_A19
DQ(16)21DQ(17)22DQ(18)27DQ(19)28DQ(20)
VDD54VDD51VREFCA67VREFDQ1BA2
236
M_DATA_A27
M_DATA_A28
M_DATA_A29
M_DATA_A30
149
150
155
DQ(29)
SA0
BA1
52
190
M_BS_A1
M_BS_A2
M_BS_A0
DQ(30)
BA071CKE1
M_DATA_A31
M_DATA_A32
M_DATA_A33
M_DATA_A34
M_DATA_A35
156
DQ(31)
DQ(32)81DQ(33)82DQ(34)87DQ(35)88DQ(36)
CKE050S1*76S0*
169
DM_CKE_A1
M_CS_A_L1
DM_CKE_A0
2
M_DATA_A37
M_DATA_A38
M_DATA_A39
M_DATA_A40
M_DATA_A36
200
201
206
207
DQ(37)
DQ(38)
DQ(39)
CK1/NU*64CK1/NU63CK0*
193
185
M_CS_A_L0
M_DATA_A41
M_DATA_A42
M_DATA_A43
M_DATA_A44
209
DQ(40)90DQ(41)91DQ(42)96DQ(43)97DQ(44)
CK0
184A0188A1181
M_MA_A1
M_MA_A0
M_DATA_A45
M_DATA_A46
M_DATA_A47
M_DATA_A48
M_DATA_A49
210
215
216
100
DQ(45)
DQ(46)
DQ(47)
DQ(48)99DQ(49)
A261A3
A459A558A6
180
178
M_MA_A3
M_MA_A2
M_MA_A5
M_MA_A4
M_MA_A6
M_DATA_A51
M_DATA_A52
M_DATA_A53
M_DATA_A54
M_DATA_A50
105
106
218
219
224
DQ(50)
DQ(51)
DQ(52)
DQ(53)
A756A8
A10/AP70A1155A12
177A9175
M_MA_A8
M_MA_A7
M_MA_A10
M_MA_A9
M_MA_A11
M_MA_A[0..15]
M_CLK_A_P0
M_CLK_A_N0
M_CLK_A_P1
M_CLK_A_N1
M_DATA_A55
M_DATA_A56
M_DATA_A57
M_DATA_A58
225
108
109
114
DQ(54)
DQ(55)
DQ(56)
DQ(57)
A13
A14
174
196
172
171
M_MA_A12
M_MA_A15
M_MA_A14
M_MA_A13
M_DATA_A59
M_DATA_A60
M_DATA_A61
M_DATA_A62
M_DATA_A63
115
227
228
233
234
DQ(58)
DQ(59)
DQ(60)
DQ(61)
DQ(62)
DQ(63)
A15
CAS*74RAS*
WE*
RESET*
73
192
168
MDDR3_DRAMRST_L1
M_MA_A[0..15] 6
DIMM1DDR3-240P DIMM1DDR3-240P
M_WE_A_L
M_RAS_A_L
M_CAS_A_L
1
M_WE_A_L 6
M_RAS_A_L 6
M_CAS_A_L 6
MDDR3_DRAMRST_L1 46
DM_CKE_A0 46
DM_CKE_A1 46
DM_CKE_A0
DM_CKE_A1
CH.A
DIMM0
DIMM1
SA0 SA1
L L
H
L
CHA DIMM for WAN
B B
VDIMM
BC58
BC58
BC59
BC59
.1U-04
.1U-04
.1U-04
.1U-04
A A
GND
5
BC63
BC63
.1U-04
.1U-04
BC60
BC60
.1U-04
.1U-04
BC62
BC62
.1U-04
.1U-04
VTT_DDR
GND
VDIMM
C411
C408
C408
4.7U-25VX5-08
4.7U-25VX5-08
BC87
BC87
.1U-04
.1U-04
GND
C410
C410
22U-08
22U-08
C411
22U-08
22U-08
C362
C362
22U-08
22U-08
C404
C404
22U-08
22U-08
For CHAD1 For CHAD2 PLACE BETWEEN CHA &CHB.
4
VTT_DDR VCC3
C405
3
C405
22U-08
22U-08
C421
C421
4.7U-25VX5-08
4.7U-25VX5-08
GND
BC81
BC81
.1U-04
.1U-04
GND
DO NOT PUNCH VIA.
BC92
BC92
.1U-04-O
.1U-04-O
BC86
BC86
.1U-04-O
.1U-04-O
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
DDR3 - CHA DIMM0/1
DDR3 - CHA DIMM0/1
DDR3 - CHA DIMM0/1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
2
Date: Sheet
94 6 Wednesday, February 01, 2012
94 6 Wednesday, February 01, 2012
94 6 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
M_DQS_B_P[0..7]
M_DQS_B_N[0..7]
Desktop dosen't support
79
198
VTT_DDR
M_ODT_B0
M_ODT_B1
195
ODT177ODT0
RSVD
FREE
FREE
FREE49FREE48VTT
187
ECC
68
NC/PAR IN
167
53
NC/TEST4
NC/ERR OUT
VTT
239
240
120
CB(0)39CB(1)40CB(2)45CB(3)46CB(4)
VSS
VSS
VSS
235
232
229
VSS
M_DQS_B_P0
M_DQS_B_P1
M_DQS_B_N0
158
159
164
165
7
16
6
CB(5)
CB(6)
CB(7)
DQS(0)
DSQ(1)
DQS*(0)
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
226
223
220
217
214
211
208
205
202
M_ODT_B[0..1] 6
M_CS_B_L[0..1] 6
M_CLK_B_P[0..1] 6
M_CLK_B_N[0..1] 6
DM_CKE_B0 46
DM_CKE_B1 46
D D
0.75V
MAX 1A
C C
M_DQS_B_N1
M_DQS_B_N2
M_DQS_B_P2
25
15
24
DSQ(2)
DSQ*(1)
DSQ*(2)
VSS
VSS
VSS
VSS
199
166
163
160
157
M_DQS_B_P[0..7] 6
M_DQS_B_N[0..7] 6
M_DQS_B_N3
M_DQS_B_N4
M_DQS_B_P3
M_DQS_B_P4
M_DQS_B_P5
34
85
94
33
84
DSQ(3)
DQS(4)
DSQ*(3)
DQS*(4)
VSS
VSS
VSS
VSS
VSS
VSS
VSS
154
151
148
145
142
139
136
M_ODT_B[0..1]
M_CS_B_L[0..1]
M_CLK_B_P[0..1]
M_CLK_B_N[0..1]
DM_CKE_B0
DM_CKE_B1
M_DQS_B_N5
93
DQS(5)
DQS*(5)
VSS
VSS
133
130
4
The processor memory controller does not
have any DDR3 Data Mask (DM) signals
for either channel. As a result the DM[8:0]
pins of each DDR3 DIMM connector must
be tied directly to ground.
M_DQS_B_P6
M_DQS_B_P7
M_DQS_B_N6
M_DQS_B_N7
126
125
135
144
153
204
213
203
212
NC/DQS12*
NC/DQS13*
NC/DQS14*
DM4/DQS13
DM5/DQS14
VDIMM
VSS
134
143
103
112
43
102
111
42
DSQ(6)
DQS(7)
DQS(8)
DSQ*(6)
DQS*(7)
DQS*(8)
NC/DQS9*
DM0/DQS9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS98VSS95VSS92VSS89VSS86VSS83VSS80VSS47VSS44VSS41VSS38VSS35VSS32VSS29VSS26VSS23VSS20VSS17VSS14VSS11VSS8VSS5VSS2VDD
127
124
121
119
116
113
110
107
104
101
152
NC/DQS10*
NC/DQS11*
DM1/DQS10
DM2/DQS11
DM3/DQS12
1.5V
MAX 15A
S3 1.0A
CHANNEL B DIMMs
The processor memory controller does not
have any DDR3 Data Mask (DM) signals
for either channel. As a result the DM[8:0]
pins of each DDR3 DIMM connector must
be tied directly to ground.
3
M_DATA_B[0..63]
GND
M_DATA_B0
M_DATA_B1
M_DATA_B2
M_DATA_B3
M_DATA_B4
M_DATA_B5
222
231
221
DM6/DQS15
162
230
161
NC/DQS15*
NC/DQS16*
DM7/DQS16
DM8/DQS17
VDD
197
DIMM_VREF_CA_B 11
DIMM_VREF_DQ_B 11
SMBCLK_MAIN 20,28,34,9
SMBDATA_MAIN 20,28,34,9
194
NC/DQS17*
VDD
191
DQ(0)3DQ(1)4DQ(2)9DQ(3)10DQ(4)
VDD
VDD
186
189
183
VCC3
VDD
122
123
DQ(5)
VDD
VDD
VDD
182
179
176
M_DATA_B[0..63] 6
M_DATA_B6
M_DATA_B7
M_DATA_B8
M_DATA_B9
M_DATA_B10
M_DATA_B11
M_DATA_B12
M_DATA_B13
M_DATA_B14
M_DATA_B15
M_DATA_B16
128
129
12
13
18
131
132
137
138
DQ(6)
DQ(7)
DQ(8)
DQ(9)
DQ(10)
DQ(11)19DQ(12)
DQ(13)
DQ(14)
DQ(15)
VDD
VDD
VDD78VDD75VDD69VDD66VDD65VDD62VDD60VDD57VDDSPD
VDD
72
173
170
DIMM_VREF_CA_B
DIMM_VREF_DQ_B
SMBCLK_MAIN
SMBDATA_MAIN
M_BS_B[0..2] 6
M_BS_B[0..2]
M_DATA_B17
M_DATA_B18
M_DATA_B19
M_DATA_B20
M_DATA_B21
M_DATA_B22
M_DATA_B23
M_DATA_B24
M_DATA_B25
M_DATA_B26
140
141
146
147
DQ(16)21DQ(17)22DQ(18)27DQ(19)28DQ(20)
DQ(21)
DQ(22)
DQ(23)
DQ(24)30DQ(25)31DQ(26)36DQ(27)37DQ(28)
SCL
SDA
118
238
237
GND GND
HL
H
SA1
117
VDD54VDD51VREFCA67VREFDQ1BA2
236
CH.BHSA1 SA0
DIMM0
DIMM1
M_DATA_B27
M_DATA_B28
M_DATA_B29
M_DATA_B30
149
150
155
DQ(29)
SA0
BA1
52
190
M_BS_B2
M_BS_B1
M_BS_B0
DQ(30)
BA071CKE1
M_DATA_B31
M_DATA_B32
M_DATA_B33
M_DATA_B34
M_DATA_B35
156
DQ(31)
DQ(32)81DQ(33)82DQ(34)87DQ(35)88DQ(36)
CKE050S1*76S0*
169
DM_CKE_B1
M_CS_B_L1
DM_CKE_B0
2
M_DATA_B36
M_DATA_B37
M_DATA_B38
M_DATA_B39
M_DATA_B40
200
201
206
207
DQ(37)
DQ(38)
DQ(39)
CK1/NU*64CK1/NU63CK0*
193
185
M_CS_B_L0
M_DATA_B41
M_DATA_B42
M_DATA_B43
M_DATA_B44
209
DQ(40)90DQ(41)91DQ(42)96DQ(43)97DQ(44)
CK0
184A0188A1181
M_MA_B0
M_MA_B1
M_DATA_B45
M_DATA_B46
M_DATA_B47
M_DATA_B48
M_DATA_B49
210
215
216
100
DQ(45)
DQ(46)
DQ(47)
DQ(48)99DQ(49)
A261A3
A459A558A6
180
178
M_MA_B2
M_MA_B5
M_MA_B3
M_MA_B4
M_MA_B6
M_DATA_B50
M_DATA_B51
M_DATA_B52
M_DATA_B53
M_DATA_B54
105
106
218
219
224
DQ(50)
DQ(51)
DQ(52)
DQ(53)
A756A8
A10/AP70A1155A12
177A9175
M_MA_B8
M_MA_B11
M_MA_B9
M_MA_B10
M_MA_B7
M_MA_B[0..15]
M_CLK_B_P0
M_CLK_B_N0
M_CLK_B_P1
M_CLK_B_N1
M_DATA_B55
M_DATA_B56
M_DATA_B57
M_DATA_B58
225
108
109
114
DQ(54)
DQ(55)
DQ(56)
DQ(57)
A13
A14
174
196
172
171
M_MA_B12
M_MA_B15
M_MA_B13
M_MA_B14
M_DATA_B59
M_DATA_B60
M_DATA_B61
M_DATA_B62
M_DATA_B63
115
227
228
233
234
DQ(58)
DQ(59)
DQ(60)
DQ(61)
DQ(62)
DQ(63)
A15
CAS*74RAS*
WE*
RESET*
73
192
168
MDDR3_DRAMRST_L2
M_MA_B[0..15] 6
DIMM2DDR3-240P DIMM2DDR3-240P
M_WE_B_L
M_RAS_B_L
M_CAS_B_L
1
M_WE_B_L 6
M_RAS_B_L 6
M_CAS_B_L 6
MDDR3_DRAMRST_L2 46
CHB DIMM for LAN
B B
VDIMM
VDIMM
BC97
BC97
1U-04-O
1U-04-O
BC68
BC68
.1U-04-O
.1U-04-O
GND GND
BC106
BC105
BC105
.1U-X7-04-O
.1U-X7-04-O
BC106
.1U-X7-04-O
.1U-X7-04-O
4
BC110
BC110
.1U-04-O
.1U-04-O
BC107
BC107
.1U-04-O
.1U-04-O
BC104
BC104
.1U-04
.1U-04
BC100
BC100
.1U-X7-04-O
.1U-X7-04-O
VDIMM
BC79
BC79
BC76
BC70
BC70
1U-04
1U-04
GND
A A
VDIMM
BC72
BC72
.1U-X7-04
.1U-X7-04
GND GND
5
BC74
BC74
.1U-04-O
.1U-04-O
BC61
BC61
.1U-X7-04-O
.1U-X7-04-O
BC67
BC67
.1U-X7-04
.1U-X7-04
.1U-04
.1U-04
BC76
.1U-04-O
.1U-04-O
BC108
BC108
.1U-X7-04
.1U-X7-04
BC101
BC101
1U-04-O
1U-04-O
VDIMM
VDIMM
GND
BC103
BC103
1U-04
1U-04
BC71
BC71
.1U-X7-04
.1U-X7-04
BC109
BC109
BC96
BC96
BC98
.1U-04
.1U-04
BC98
.1U-04
.1U-04
BC78
BC78
.1U-X7-04
.1U-X7-04
.1U-04
.1U-04
STICHING CAPS FOR CMD, ADDR, CTL.
BETWEEN CHBD1 & CHBD2
BC111
BC111
.1U-X7-04
.1U-X7-04
BC69
BC69
.1U-X7-04
.1U-X7-04
STICHING CAPS FOR CMD, ADDR, CTL.
BELOW CHBD3.
3
BC102
BC102
.1U-04
.1U-04
BC80
BC80
.1U-X7-04
.1U-X7-04
VTT_DDR VDIMM
BC99
BC99
.1U-X7-04-O
.1U-X7-04-O
GND GND
BC50
BC50
1U-04-O
1U-04-O
2
BC77
BC77
.1U-04-O
.1U-04-O
BC75
BC75
.1U-X7-04
.1U-X7-04
Title
Title
Title
DDR3 - CHB DIMM0/1
DDR3 - CHB DIMM0/1
DDR3 - CHB DIMM0/1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
Date: Sheet
VTT_DDR
C445
C445
4.7U-25VX5-08
4.7U-25VX5-08
BC82
BC82
.1U-04
.1U-04
C414
C414
4.7U-25VX5-08
4.7U-25VX5-08
GND
For CHBD2 For CHBD1
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
of
of
of
10 46 Wednesday, February 01, 2012
10 46 Wednesday, February 01, 2012
10 46 Wednesday, February 01, 2012
1
BC83
BC83
.1U-04-O
.1U-04-O
A
A
A
5
4
3
2
1
Pa Pb
VDIMM VDIMM
BC95
BC95
R460
D D
2011.08.25 Remove Divider Control Circuit
1 2
1 2
R460
1K-1-04
1K-1-04
R462
R462
1K-1-04
1K-1-04
GND
GND GND
1U-04-O
1U-04-O
BC54
BC54
.1U-X7-04-O
.1U-X7-04-O
1 2
PDG 1.0 P.71,72 PDG 1.0 P.71,72
Qa Qb
R445
R445
R472
R472
0-04
0-04
BC51
BC51
.1U-X7-04
.1U-X7-04
1 2
0-04
0-04
DIMM_VREF_DQ_A
BC57
BC57
.1U-X7-04-O
.1U-X7-04-O
GND GND
DIMM_DQ_CPU_VREF_A 4 DIMM_DQ_CPU_VREF_B 4
DIMM_VREF_DQ_A 9 DIMM_VREF_DQ_B 10
BC56
BC56
10U-X5R-08
10U-X5R-08
GND GND
1 2
1 2
GND GND GND GND
BC73
BC73
R470
R470
1U-04-O
1U-04-O
1K-1-04
1K-1-04
R482
R482
1K-1-04
1K-1-04
Layout Note:
All parts close to DDR3 Slots.
GND
BC55
BC55
.1U-X7-04
.1U-X7-04
8/3 modify 8/3 modify
1 2
R490
R490
0-04
0-04
BC66
BC66
.1U-X7-04
.1U-X7-04
R488
R488
1 2
0-04
0-04
DIMM_VREF_DQ_B
BC65
BC65
.1U-X7-04-O
.1U-X7-04-O
z = a, b.
BC64
BC64
10U-X5R-08
10U-X5R-08
DIMM_VREF_DQ Control Circuit
C C
.1U-X7-04
.1U-X7-04
VDIMM VDIMM
GND
1 2
1 2
1 2
ER6
BC91
BC91
ER6
1K-1-04
1K-1-04
R557
R557
1 2
GND
1 2
GND GND GND GND
ER5
ER5
1K-1-04
1K-1-04
0-04
0-04
BC90
BC90
.1U-X7-04
.1U-X7-04
GND GND
CAAREF
0.75V 0.75V
DIMM_VREF_CA_A 9 DIMM_VREF_CA_B 10
BC94
BC94
10U-X5R-08
10U-X5R-08
BC89
BC89
.1U-X7-04
.1U-X7-04
ER4
ER4
1K-1-04
1K-1-04
R556
R556
1 2
CABREF DIMM_VREF_CA_A DIMM_VREF_CA_B
0-04
ER3
ER3
1K-1-04
1K-1-04
0-04
BC88
BC88
.1U-X7-04
.1U-X7-04
BC93
BC93
10U-X5R-08
10U-X5R-08
DIMM_VREF_CA Circuit
B B
A A
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
DDR3 - VREF
DDR3 - VREF
DDR3 - VREF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
11 46 Wednesday, February 01, 2012
11 46 Wednesday, February 01, 2012
11 46 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
4
3
2
1
PCI_33M_FB
10P-04-X-O SC44 10P-04-X-O SC44
GND
PAR 21
DEVSEL_L 21
D D
C C
PCI_33M_FB 15
PCIRST_L 21
IRDY_L 21
PME_L 21
SERR_L 21
STOP_L 21
PLOCK_L 21
TRDY_L 21
PERR_L 21
FRAME_L 21
GNT1_L 21
PAR
DEVSEL_L DEVSEL_L
PCI_33M_FB
PCIRST_L
IRDY_L
PME_L
SERR_L
STOP_L
PLOCK_L
TRDY_L
PERR_L
FRAME_L
1
1
GNT0_L
GNT1_L
GNT2_L
GNT3_L
REQ0_L
REQ1_L
REQ2_L
REQ3_L
INTA_L
INTB_L
INTC_L
INTD_L
INTE_L
INTF_L
INTG_L
INTH_L
STP2 STP2
STP5 STP5
REQ1_L 21
INTE_L 21
INTF_L 21
INTG_L 21
INTH_L 21
Boot Device Select:
BOOT DEVICE
LPC
PCI
SPI
*
GNT[0..3]#
GPIO19
B B
A A
have been internal pull high to +VCC3
GNT1#, GPIO19 Follow CPT EDS V0.7,
CRB V0.7, PDG V0.8
1 2
GND
2011.0929 REMOVE IP1 BY PCB PRODUCT PROVIDE
5
0
1
1
R375 4.7K-04-O R375 4.7K-04-O
GPIO19 GNT1_L
0
0
1
GNT3_L
PCH1A
PCH1A
BH8
PAR
BH9
DEVSEL#
BD15
CLKIN_PCILOOPBACK
AV14
PCIRST#
BF11
IRDY#
AV15
PME#
BR6
SERR#
BC12
STOP#
BA17
PLOCK#
BC8
TRDY#
BM3
PERR#
BC11
FRAME#
BA15
GNT0#
AV8
GNT1#_GPIO51
BU12
GNT2#_GPIO53
BE2
GNT3#_GPIO55
BG5
REQ0#
BT5
REQ1#_GPIO50
BK8
REQ2#_GPIO52
AV11
REQ3#_GPIO54
BK10
PIRQA#
BJ5
PIRQB#
BM15
PIRQC#
BP5
PIRQD#
BN9
PIRQE#_GPIO2
AV9
PIRQF#_GPIO3
BT15
PIRQG#_GPIO4
BR4
PIRQH#_GPIO5
1 OF 12
1 OF 12
U1CPT
U1CPT
GPIO19 13
GNT1_L
GNT3_L:
Top-Block Swap Override Mode,
When Sampled Low.
BF15
AD0
BF17
AD1
BT7
AD2
BT13
AD3
BG12
AD4
BN11
AD5
BJ12
AD6
BU9
AD7
BR12
AD8
BJ3
AD9
BR9
AD10
BJ10
AD11
BM8
AD12
BF3
AD13
BN2
AD14
BE4
AD15
BE6
AD16
BG15
AD17
BC6
AD18
BT11
AD19
BA14
AD20
BL2
AD21
BC4
AD22
BL4
AD23
BC2
AD24
BM13
AD25
BA9
AD26
BF9
AD27
BA8
AD28
BF8
AD29
AV17
AD30
BK12
AD31
BN4
C_BE0#
BP7
C_BE1#
BG2
C_BE2#
BP13
C_BE3#
0604 del
1 2
GPIO19
R473 10K-04-O R473 10K-04-O
1 2
SR2 4.7K-04-X-O SR2 4.7K-04-X-O
Reserve for Driving.
4
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
C_BE_L1
C_BE_L2
C_BE_L3
VCC3
AD[0..31] 21
C_BE_L[0..3] 21
C_BE_L0 21
C_BE_L1 21
C_BE_L2 21
C_BE_L3 21
Giga Lan Controller
INTC# (Default)
AD[0..31]
C_BE_L[0..3]
PCIE1X_1
INTD# (Default)
PCIE1X_2
INTA# (Default)
0625 modify
PCH_1P05V
LAN_RX_N3 31
LAN_RX_P3 31
LAN_TX_N3 31
LAN_TX_P3 31
PEX1A_RX_N4 20
PEX1A_RX_P4 20
PEX1A_TX_N4 20
PEX1A_TX_P4 20
PEX1B_RX_N5 20
PEX1B_RX_P5 20
PEX1B_TX_N5 20
PEX1B_TX_P5 20
REQ3_L
INTA_L
INTG_L
INTC_L
INTE_L
REQ2_L
SERR_L
REQ1_L
REQ0_L
INTB_L
PERR_L
IRDY_L
PLOCK_L
DEVSEL_L
INTH_L
INTD_L
STOP_L
FRAME_L
TRDY_L
INTF_L
1 2
SR4 8.2K-04-XSR4 8.2K-04-X
1 2
SR8 8.2K-04-XSR8 8.2K-04-X
1 2
SR10 8.2K-04-XSR10 8.2K-04-X
1 2
R382 8.2K-04 R382 8.2K-04
1 2
RN12 8.2K-8P4R-04 RN12 8.2K-8P4R-04
3 4
5 6
7 8
1 2
SRN2 8.2K-8P4R-04-X SRN2 8.2K-8P4R-04-X
3 4
5 6
7 8
1 2
SRN1 8.2K-8P4R-04-X SRN1 8.2K-8P4R-04-X
3 4
5 6
7 8
1 2
RN11 8.2K-8P4R-04 RN11 8.2K-8P4R-04
3 4
5 6
7 8
3
DMI_TX_N0 4
DMI_TX_P0 4
DMI_RX_N0 4
DMI_RX_P0 4
DMI_TX_N1 4
DMI_TX_P1 4
DMI_RX_N1 4
DMI_RX_P1 4
DMI_TX_N2 4
DMI_TX_P2 4
DMI_RX_N2 4
DMI_RX_P2 4
DMI_TX_N3 4
DMI_TX_P3 4
DMI_RX_N3 4
DMI_RX_P3 4
1 2
R405 49.9-1-04 R405 49.9-1-04
Close to PCH
LAN_RX_N3
LAN_RX_P3
PEX1A_RX_N4
PEX1A_RX_P4
PEX1A_TX_N4
PEX1A_TX_P4
PEX1B_RX_N5
PEX1B_RX_P5
PEX1B_TX_N5
PEX1B_TX_P5
VCC3
PCH1B
PCH1B
M41
M17
M15
D33
B33
H36
A36
B35
P38
R38
B37
C36
H38
E37
F38
P41
B31
E31
P33
R33
F25
F23
P20
R20
C22
A22
H17
E21
B21
P17
F18
E17
N15
B17
C16
A16
B15
H12
F15
F13
H10
B13
D13
J36
J38
J20
L20
J17
J15
L15
J12
J10
DMI0RXN
DMI0RXP
DMI0TXN
DMI0TXP
DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP
DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP
DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP
DMI_IRCOMP
DMI_ZCOMP
CLKIN_DMI_N
CLKIN_DMI_P
PERN1
PERP1
PETN1
PETP1
PERN2
PERP2
PETN2
PETP2
PERN3
PERP3
PETN3
PETP3
PERN4
PERP4
PETN4
PETP4
PERN5
PERP5
PETN5
PETP5
PERN6
PERP6
PETN6
PETP6
PERN7
PERP7
PETN7
PETP7
PERN8
PERP8
PETN8
PETP8
U1CPT
U1CPT
OC0#_GPIO59
OC1#_GPIO40
OC2#_GPIO41
OC3#_GPIO42
OC4#_GPIO43
OC5#_GPIO9
OC6#_GPIO10
OC7#_GPIO14
USBRBIAS#
CLKIN_DOT_96N
CLKIN_DOT_96P
DMI2RBIAS
2 OF 12
2 OF 12
DMI_TX_N0
DMI_TX_P0
DMI_RX_N0
DMI_RX_P0
DMI_TX_N1
DMI_TX_P1
DMI_RX_N1
DMI_RX_P1
DMI_TX_N2
DMI_TX_P2
DMI_RX_N2
DMI_RX_P2
DMI_TX_N3
DMI_TX_P3
DMI_RX_N3
DMI_RX_P3
DMI_COMP
CKG_DMI_N
CKG_DMI_P
LAN_TX_N3_R
.1U-X7-04-XSC320 .1U-X7-04-XSC320
LAN_TX_P3_R
.1U-X7-04-XSC319 .1U-X7-04-XSC319
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P
USBRBIAS
BF36
BD36
NO NEED USE FOR DUAL NET MAODE 20111226
BC33
BA33
BM33
USB_N2
BM35
USB_P2
BT33
USB_N3
BU32
USB_P3
BR32
USB_N4
BT31
USB_P4
BN29
USB_N5
BM30
USB_P5
BK33
BJ33
BF31
BD31
BN27
BR29
BR26
BT27
BK25
BJ25
BJ31
BK31
BF27
BD27
BJ27
BK27
BM43
BD41
BG41
BK43
BP43
BJ41
BT45
BM45
BP25
BM25
BD38
BF38
A32
B75: disable P6,7
USB_N8
USB_P8
USB_N9
USB_P9
USB_N10
USB_P10
USB_N11
USB_P11
USB_N12
USB_P12
USB_N13
USB_P13
GPIO59
GPIO40
GPIO41
GPIO42
GPIO43C_BE_L0
GPIO9
GPIO10
GPIO14
USBRBIAS
CKG_DOT96_N
CKG_DOT96_P
DMI2RBIAS
NO MORE INFO. FROM EDS&PDG IN THIS PIN.
Stuff for
Integrated Clock Mode
CKG_DMI_N
CKG_DMI_P
CKG_DOT96_N
CKG_DOT96_P
USB_N2 25
USB_P2 25
USB_N3 25
USB_P3 25
USB_N4 24
USB_P4 24
USB_N5 24
USB_P5 24
USB_N8 24
USB_P8 24
USB_N9 24
USB_P9 24
USB_N10 24
USB_P10 24
USB_N11 24
USB_P11 24
USB_N12 24
USB_P12 24
USB_N13 24
USB_P13 24
R421 0-04-XR421 0-04-X
1
1
1
1
1
1
1
1
Close to PCH
1 2
R392 22.6-1-04 R392 22.6-1-04
1 2
R404 750-1-04 R404 750-1-04
RN18 10K-8P4R-04 RN18 10K-8P4R-04
GPIO9
GPIO42
GPIO40
GPIO41
RN16 10K-8P4R-04 RN16 10K-8P4R-04
GPIO10
GPIO14
GPIO59
GPIO43
SR14 10K-04-XSR14 10K-04-X
SR15 10K-04-XSR15 10K-04-X
R464 10K-04 R464 10K-04
R463 10K-04 R463 10K-04
1 2
TP14 TP14
STP17 STP17
STP22 STP22
STP20 STP20
TP13 TP13
STP15 STP15
TP15 TP15
TP16 TP16
1 2
3 4
5 6
7 8
1 2
3 4
5 6
7 8
1 2
1 2
PORT 2/3 FOR USB3LAN
PORT 4/5 FOR REAR I/O
PORT 4/5 FOR REAR I/O
DUAL MODE Card
F_USB FOR WAN/LAN
LAN_LED_D 31
2011.10.06
For Intel Review modify
GND
GND
3VSB
GND
1 2
1 2
GND
Ra SHORT TO GND IN NON-GRAPHICS SKU.
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
Title
Title
Title
PCH - DMI/PCI/PE/USB
PCH - DMI/PCI/PE/USB
PCH - DMI/PCI/PE/USB
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
2
Date: Sheet
12 46 Wednesday, February 01, 2012
12 46 Wednesday, February 01, 2012
12 46 Wednesday, February 01, 2012
1
A
A
A
of
of
of
5
D D
Over_temp 26
FAN FUNCTION JUST FOR MOBILE
OBR
OBR
1
GPIO1_OBR
1
2
2
H2*1-O
H2*1-O
11'1017
MRS no need
C C
OBR HEADER
PCH_MEPWROK 35
PWROK 14,26,42
B B
Default GPI set to Pull Up:
Over_temp
GPIO1_OBR
GPIO17
GPIO69
GPIO22
GPIO70
GPIO7
GPIO68
GPIO71
A20GATE
GPIO21
GPIO38
GPIO16
SER_IRQ
A A
GPIO48
GPIO49
C188
C188
.1U-04-O
.1U-04-O
GND
PCH_MEPWROK_R
PCH_MEPWROK
PWROK
FROM SIO
RN13 10K-8P4R-04 RN13 10K-8P4R-04
1 2
3 4
5 6
7 8
1 2
R480 10K-04 R480 10K-04
RN14 10K-8P4R-04 RN14 10K-8P4R-04
1 2
3 4
5 6
7 8
RN20 10K-8P4R-04 RN20 10K-8P4R-04
1 2
3 4
5 6
7 8
RN21 10K-8P4R-04 RN21 10K-8P4R-04
1 2
3 4
5 6
7 8
5
VCC3
Ra
1 2
1 2
Rb
R511 0-04-O R511 0-04-O
R510 0-04 R510 0-04
MODE
AMT
*
NON AMT
SATALED_L
GPIO39
KB_RST
INIT3_3V_L
GPIO36
GPIO37
RN19 10K-8P4R-04 RN19 10K-8P4R-04
R435 1K-04-O R435 1K-04-O
R489 10K-04-O R489 10K-04-O
R461 10K-04-O R461 10K-04-O
0406 INTEL REVIEWED
Ra Rb
VV XX
1 2
3 4
5 6
7 8
1 2
1 2
1 2
4
PCH_MEPWROK_R
GPIO17
GPIO1_OBR
Over_temp
GPIO7
GPIO68
GPIO69
GPIO70
GPIO71
GPIO22
GPIO38
GPIO39
GPIO48
VCC3
GND
GND
4
BA50
CL_CLK1
BF50
CL_DATA1
BF49
CL_RST1#
BC46
APWROK
BN21
PWM0
BT21
PWM1
BM20
PWM2
BN19
PWM3
BT17
TACH0_GPIO17
BR19
TACH1_GPIO1
BA22
TACH2_GPIO6
BR16
TACH3_GPIO7
BU16
TACH4_GPIO68
BM18
TACH5_GPIO69
BN17
TACH6_GPIO70
BP15
TACH7_GPIO71
BC43
SST
BA53
SCLOCK_GPIO22
BE54
SLOAD_GPIO38
BF55
SDATAOUT0_GPIO39
AW53
SDATAOUT1_GPIO48
AY20
NC_1
PCH1C
PCH1C
U1CPT
U1CPT
CLKIN_SATA_N
CLKIN_SATA_P
SATAICOMPI
SATAICOMPO
SATA0GP_GPIO21
SATA1GP_GPIO19
SATA2GP_GPIO36
SATA3GP_GPIO37
SATA4GP_GPIO16
SATA5GP_GPIO49
SATA3COMPI
SATA3RCOMPO
SATA3RBIAS
3 OF 12
3 OF 12
GND
Stuff for
Integrated Clock Mode
CKG_SATA_N
CKG_SATA_P
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SATALED#
TP16
A20GATE
INIT3_3V#
RCIN#
SERIRQ
THRMTRIP#
PECI
PMSYNCH
1 2
R498 0-04 R498 0-04
C381
C381
.1U-04-O
.1U-04-O
R451 10K-04 R451 10K-04
R452 10K-04 R452 10K-04
3
AC56
AB55
AE46
AE44
AA53
AA56
AG49
AG47
AL50
SATA2P0_RX_N2
AL49
SATA2P0_RX_P2
AL56
SATA2P0_TX_N2
AL53
SATA2P0_TX_P2
AN46
SATA2P0_RX_N3
AN44
SATA2P0_RX_P3
AN56
SATA2P0_TX_N3
AM55
SATA2P0_TX_P3
AN49
SATA2P0_RX_N4
AN50
SATA2P0_RX_P4
AT50
SATA2P0_TX_N4
AT49
SATA2P0_TX_P4
AT46
SATA2P0_RX_N5
AT44
SATA2P0_RX_P5
AV50
SATA2P0_TX_N5
AV49
SATA2P0_TX_P5
AF55
CKG_SATA_N
AG56
CKG_SATA_P
BF57
AJ55
AJ53
BC54
AY52
BB55
BG53
AU56
BA56
AE54
AE52
AE50
AC52
BB57
BN56
BG56
AV52
E56
H48
F55
SATALED_L
SATA1RCOMP SATA1RCOMP
GPIO21
GPIO19
GPIO36
GPIO37
GPIO16
GPIO49
SATA3RCOMP
SATA3RCOMP
PCH_TP16
SATA3RBIAS
A20GATE
INIT3_3V_L
KB_RST
SER_IRQ
CPU_THERMTRIP_L
PECI
PM_SYNC
1 2
R438 37.4-1-04 R438 37.4-1-04
1 2
R439 49.9-1-04 R439 49.9-1-04
1
1 2
R440 750-1-04 R440 750-1-04
TO SIO
1
SATALED_L 29
GPIO19 12
STP14 STP14
A20GATE 26
SER_IRQ 26,28
CPU_THERMTRIP_L 5
STP13 STP13
PM_SYNC 5
TO FP
PCH_1P05V
GND
PECI SIGNAL, CRB RESERVE CONNECT FROM CPU
1 2
1 2
3
KB_RST_LKB_RST
KB_RST_L 26
GND
PCH_1P05V
STUFF
ATX_5VSB
GND
C177
C177
.1U-04
.1U-04
2
DUAL NET MODE NO NEED SATA3.0
Layout Note:
SATA3.0 4.5/7.5/20 in 90 Ω ±17.5%
SATA2.0 4.5/7.5/15 in 90 Ω ±17.5%
VB: reserve For EMI
2
SATA2P0_TX_P2
SATA2P0_TX_N2
SATA2P0_RX_N2
SATA2P0_RX_P2
SATA2P0_TX_P3
SATA2P0_TX_N3
SATA2P0_RX_N3
SATA2P0_RX_P3
SATA2P0_TX_P4
SATA2P0_TX_N4
SATA2P0_RX_N4
SATA2P0_RX_P4
SATA2P0_TX_P5
SATA2P0_TX_N5
SATA2P0_RX_N5
SATA2P0_RX_P5
1
SATA1
SATA1
SATA2P0_TX_C_P2
.01U-04 C450 .01U-04 C450
SATA2P0_TX_C_N2
.01U-04 C443 .01U-04 C443
SATA2P0_RX_C_N2
.01U-04 C432 .01U-04 C432
SATA2P0_RX_C_P2
.01U-04 C425 .01U-04 C425
SATA2.0 P/N:
主
:10-020-007570
替
:10-020-007082
替
:10-020-007697
SATA2P0_TX_C_P3
.01U-04 C448 .01U-04 C448
SATA2P0_TX_C_N3
.01U-04 C441 .01U-04 C441
SATA2P0_RX_C_N3
.01U-04 C430 .01U-04 C430
SATA2P0_RX_C_P3
.01U-04 C423 .01U-04 C423
SATA2P0_TX_C_P4
.01U-04 C447 .01U-04 C447
SATA2P0_TX_C_N4
.01U-04 C440 .01U-04 C440
SATA2P0_RX_C_N4
.01U-04 C429 .01U-04 C429
SATA2P0_RX_C_P4
.01U-04 C422 .01U-04 C422
SATA2P0_TX_C_P5
.01U-04 C449 .01U-04 C449
SATA2P0_TX_C_N5
.01U-04 C442 .01U-04 C442
SATA2P0_RX_C_N5
.01U-04 C431 .01U-04 C431
SATA2P0_RX_C_P5
.01U-04 C424 .01U-04 C424
Title
Title
Title
PCH - SATA, SATA CONN
PCH - SATA, SATA CONN
PCH - SATA, SATA CONN
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
Date: Sheet
Date: Sheet
Date: Sheet
2
TXP
3
TXN
5
RXN
6
RXP
SATA-7P2R-BK
SATA-7P2R-BK
2
TXP
3
TXN
5
RXN
6
RXP
SATA-7P2R-BK
SATA-7P2R-BK
2
TXP
3
TXN
5
RXN
6
RXP
SATA-7P2R-BK
SATA-7P2R-BK
2
TXP
3
TXN
5
RXN
6
RXP
SATA-7P2R-BK
SATA-7P2R-BK
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
1
GND
GND
GND
SATA2
SATA2
GND
GND
GND
SATA3
SATA3
GND
GND
GND
SATA4
SATA4
GND
GND
GND
1
4
7
GND
1
4
7
GND
1
4
7
GND
1
4
7
GND
of
of
of
13 46 Wednesday, February 01, 2012
13 46 Wednesday, February 01, 2012
13 46 Wednesday, February 01, 2012
A
A
A
5
HDPANEL_DETECT 23
LPC_AD[0..3] 26,28
VCC
VB:
C312
C312
BIT_CLK retum path
.1U-04-O
.1U-04-O
D D
GND
BIT_CLK 22
AZRST- 22
HDA_SDOUT_R 16
SDOUT 22
SYNC 22
C C
B B
RSMRST_L
SR13
SR13
100K-04-X
100K-04-X
1 2
GND
Only can use
0603 type.
1 2
R426 10M R426 10M
Y1 Y-32.768 Y1 Y-32.768
1 2
C359
C359
18P-04
18P-04
SMBCLK_STBY 20,21,26
SMBDATA_STBY 20,21,26
GND
1U-6V3X-04-O
1U-6V3X-04-O
4 3
C360
C360
18P-04
18P-04
BC52
BC52
CASE_OPEN
A A
C_INTRUSION
C_INTRUSION
2
1
H2X1-B
H2X1-B
COPEN_L
GND
HDPANEL_DETECT
LPC_AD[0..3]
LPC_DRQ0_L 26
LPC_FRAME_L 26,28
BIT_CLK
R388 33-04 R388 33-04
AZRST-
SR12 33-04-X SR12 33-04-X
SDIN0 22
HDA_SDOUT_R
SDOUT
R391 33-04 R391 33-04
SYNC
R386 33-04 R386 33-04
SMLK1_SIO_CLK 26
SMLK1_SIO_DATA 26
GND GND
PCH_RTCX1
PCH_RTCX2
Y1
XTAL-JWY1XTAL-JW
3
OD1 BAT54C-S-O OD1 BAT54C-S-O
+RTCVCC
1 2
R553
R553
1M-04
1M-04
5
1 2
1 2
1 2
1 2
SPI_MOSI 33
SPI_MISO 33
SPI_CS_L0 33
SPI_CLK 33
SPI_CS_L1 33
RTCRST_L 16
RSMRST_L 42
DPWROK 42
STP19 STP19
STP21 STP21
R455 0-04 R455 0-04
1 2
1 2
R456 0-04 R456 0-04
BC53
BC53
1U-6V3X-04-O
1U-6V3X-04-O
1
2
PCH1D
PCH1D
BA20
LDRQ1#_GPIO23
JP-BK(1-2)-O
JP-BK(1-2)-O
BK15
FWH0_LAD0
BJ17
FWH1_LAD1
BJ20
FWH2_LAD2
BG20
FWH3_LAD3
BK17
LDRQ0#
BG17
FWH4_LFRAME#
BU22
HDA_BCLK
BC22
HDA_RST#
BD22
HDA_SDIN0
BF22
HDA_SDIN1
BK22
HDA_SDIN2
BJ22
HDA_SDIN3
BT23
HDA_SDO
BP23
HDA_SYNC
AU53
SPI_MOSI
AT55
SPI_MISO
AT57
SPI_CS0#
AR54
SPI_CLK
AR56
SPI_CS1#
BR39
RTCX1
BN39
RTCX2
BT41
RTCRST#
BN37
SRTCRST#
BM38
INTRUDER#
BJ38
PWROK
BK38
RSMRST#
BN41
INTVRMEN
BT37
DPWROK
BR42
DSWVRMEN
BN49
SMBALERT#_GPIO11
BT47
SMBCLK
BR49
SMBDATA
BU49
SML0ALERT#_GPIO60
BT51
SML0CLK
BM50
SML0DATA
BR46
SML1ALERT#_PCHHOT#_GPIO74
BJ46
SML1CLK_GPIO58
BK46
SML1DATA_GPIO75
U1CPT
U1CPT
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_DRQ0_L
LPC_FRAME_L
HDA_BITCLK_R
HDA_RST_R_L
SDIN0
HDA_SYNC_R HDA_SYNC_R
SPI_MOSI
SPI_MISO
SPI_CS_L0
SPI_CLK
SPI_CS_L1
PCH_RTCX1
PCH_RTCX2
RTCRST_L LPCPD_L
SRTCRST_L
INTRUDER_L
PWROK_R
RSMRST_L
INTVRMEN
DPWROK
DSWODVREN
SMBALERT_L
SMBCLK_STBY_R
SMBDATA_STBY_R
SMLK0ALERT_L
1
SMLK0_LAN_CLK
1
SMLK0_LAN_DATA
SMLK1ALERT_L
SMLK1_SIO_CLK
SMLK1_SIO_DATA
SMBCLK_STBY_R
SMBDATA_STBY_R
+RTCVCC
R418
R418
20K-1-04
20K-1-04
1 2
SRTCRST_L
2 1
BC45
BC45
1U-X7R
1U-X7R
GND
GPIO0
C_INTRUSION
C_INTRUSION
COPEN_L 26
4
LAN_PHY_PWR_CTRL_GPIO12
SUSWARN#/SUSPWRDNACK/GPIO30
4 OF 12
4 OF 12
HDA_BITCLK_R
0823 modify for EMI
C375
C375
22U-6V3-08-O
22U-6V3-08-O
H_SKTOCC_L 40,5
4
BMBUSY#_GPIO0
CLKRUN#_GPIO32
HDA_DOCK_EN#_GPIO33
STP_PCI#_GPIO34
GPIO35
HDA_DOCK_RST#_GPIO13
PCIECLKRQ2#_GPIO20
PCIECLKRQ5#_GPIO44
PCIECLKRQ6#_GPIO45
PCIECLKRQ7#_GPIO46
1U-6V3X-04-O BC43 1U-6V3X-04-O BC43
H_SKTOCC_L
GPIO15
GPIO24_MEM_LED
GPIO28
SLP_LAN#_GPIO29
GPIO57
SYS_PWROK
PLTRST#
WAKE#
SLP_A#
SLP_S3#
SLP_S4#
SLP_S5#_GPIO63
SUS_STAT#_GPIO61
SUSCLK_GPIO62
BATLOW#_GPIO72
SUSACK#
DRAMPWROK
GPIO27
GPIO31
SLP_SUS#
PWRBTN#
SYS_RESET#
PROCPWRGD
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
GND
3VSB
R454
R454
10K-04-O
10K-04-O
1 2
1 2
R466 0-04 R466 0-04
R467
R467
10K-04-O
10K-04-O
1 2
GND GND
AW55
GPIO0
BC56
CLKRUN_L
BC25
GPIO33
BL56
PCH_PU_GP34
BJ57
GPIO35
BP51
VR_READY PCH_SYSPWROK
BK50
BA25
BM55
BP53
BJ55
BH49
AV43
BL54
AV44
BP55
BT53
BJ53
BJ48
BK48
BC44
BC41
BM53
BN52
BH50
BN54
BA47
AV46
BP45
BU46
BG46
BJ43
BG43
BD43
BT43
BE52
BE56
D53
BC49
BA43
BC52
BF47
BC50
IGC_EN_L
LAN_DISABLE_L
LPC_PME_L
TLS_EN
GPIO24
ON_DIE_PLL_EN
SLP_LAN_L
PCH_GP20_PU
PCH_GP44
SPI_WPSW
PCH_GP46
SPI_WP0_L
PCH_SYSPWROK
PCH_RI
PCH_PLTRST_L
PCIE_WAKE_L
SLPAMT_L
SLP3_L
SLP4_L
SLP5_L
SUSCLK
GPIO72
SUSACK_L
SUSWARN_L
DRAM_PWROK
PCH_GP27
PCH_GP31
SLP_SUS_L
PCH_PWRBTN_L
SYS_RST_L
PCH_SPKR
CPU_PWROK
PCH_JTAG_RST_R
PCH_JTAG_TCK_R
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_TMS
VR_READY 34,40,42
GPIO8
RI#
SPKR
TP12
CRB Reserve for Debug
3VSB
G
R507
R507
10K-04-O
10K-04-O
PWROK
D
S
GND GND
R505
R505
1K-04
1K-04
1 2
1 2
R506 0-04 R506 0-04
1 2
3
1
TP18 TP18
1
STP8 STP8
1
TP17 TP17
LPC_PME_L 26
GPIO24 46
SLP_LAN_L 35
SPI_WPSW 33
SPI_WP0_L 33
PCH_RI 27
PCH_PLTRST_L 26,34,8
PCIE_WAKE_L 20,31
SLPAMT_L 35
SLP3_L 20,21,24,25,26,35,36,38,42
SLP4_L 26,29,37,46
1
STP18 STP18
LPCPD_L 28
1
STP12 STP12
GPIO72 24
SUSACK_L 42
SUSWARN_L 42
DRAM_PWROK 5
PCH_GP27 31
SLP_SUS_L 42
PCH_PWRBTN_L 26
SYS_RST_L 29,34,5
PCH_SPKR 29
CPU_PWROK 34,42,5
1
STP16 STP16
PCH_JTAG_TCK 34
PCH_JTAG_TDI 34
PCH_JTAG_TDO 34
PCH_JTAG_TMS 34
2011.06.29 1.1K Change to 200 ohm
DRAM_PWROK
PCH_PU_GP34
PCH_GP20_PU
GPIO0
Internal Pull Up:
HDPANEL_DETECT
LPC_DRQ0_L
MN14
MN14
2N7002-S
2N7002-S
PWROK 13,26,42
3
1 2
R522 200-1-04 R522 200-1-04
1 2
R436 10K-04 R436 10K-04
1 2
SR19 10K-04-X SR19 10K-04-X
1 2
R469 10K-04 R469 10K-04
SR9 10K-04-X SR9 10K-04-X
1 2
1 2
SR11 10K-04-X-O SR11 10K-04-X-O
GPIO2
GPIO2
H2X1-B-O
H2X1-B-O
GPIO1
GPIO1
H2X1-B-O
H2X1-B-O
R509 0-04 R509 0-04
2
1
2
1
GND
GND
1 2
R508
R508
100K-04
100K-04
stuff
PCH_GP44
PCH_GP46
1 2
GNDGND
Buffer Through Mode /
Integrated Clock Mode
have been changed to F/W Strap.
Default: Integrated Clock Mode
Doc. Panther Point Platform Controller Hub
(PCH) Family EDS Update V1.0
2
IGC_EN_L
Integrated Clock:
IGC_EN_L (internal PU)
Buffer Through Mode
H
*
Integrated Clock Mode
L
In Maho Bay Q series Platform,
Enable TLS for vPro.
TLS_EN
TLS Confidentiality: Integrated 1.05V SUS VRM:
TLS_EN (internal PD)
HLEnable TLS
*
Disable TLS
PCH_GP27
PCH_GP31
CRB V0.7 GP72 set as 1W_CTRL function,
we dont need this function.
GPIO72
SMLK0_LAN_CLK
SMLK0_LAN_DATA
SMLK1_SIO_CLK
SMLK1_SIO_DATA
VDIMM
VCC3
PCIE_WAKE_L
PCH_GP44
PCH_GP46
LAN_DISABLE_L
SPI_WPSW
SPI_WP0_L
PCH_RI
SMBALERT_L
SMLK0ALERT_L
SMLK1ALERT_L
PCH_JTAG_RST_R
GPIO72
PCH_GP20_PU
SPI_WPSW
DSWODVREN Hi For All Products
DSWODVREN
INTRUDER_L
PWROK_R
SC64
SC64
.1U-04-X-O
.1U-04-X-O
2 1
2
1 2
R434 1K-04-O R434 1K-04-O
1 2
R448 1K-04 R448 1K-04
R424 8.2K-04 R424 8.2K-04
1 2
1 2
SR16 10K-04-X SR16 10K-04-X
R481 10K-04 R481 10K-04
RN17 2.2K-8P4R-04 RN17 2.2K-8P4R-04
R459 1K-04 R459 1K-04
R485 10K-04 R485 10K-04
SR20 10K-04-X SR20 10K-04-X
SR17 10K-04-X SR17 10K-04-X
R431 10K-04 R431 10K-04
R430 2.2K-04 R430 2.2K-04
R427 10K-04 R427 10K-04
R497 20K-04 R497 20K-04
R471 10K-04-O R471 10K-04-O
R492 10K-04-O R492 10K-04-O
SR18 10K-04-X-O SR18 10K-04-X-O
R486 10K-04-O R486 10K-04-O
1 2
R413 390K-04 R413 390K-04
1 2
R419 1M-04 R419 1M-04
3VSB
SB_3VSB
1 2
1 2
3 4
5 6
7 8
1 2
R449 10K-04 R449 10K-04
1 2
R447 10K-04 R447 10K-04
1 2
1 2
R491 8.2K-04 R491 8.2K-04
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
1 2
GND
+RTCVCC
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
Date: Sheet
PCH_SPKR
No Reboot:
PCH_SPKR (internal PD)
HLEnable No Reboot
Disable
*
INTVRMEN
INTVRMEN
Enable
H
*
Disable
L
ON_DIE_PLL_EN
On-Die PLL VR:
ON_DIE_PLL_EN (internal PU)
Enable
H
*
L
Disable
3VSB
HDA_SYNC_R
On-Die PLL VR Source:
HDA_SYNC_R (internal PD)
1.5V H
L 1.8V
*
3VSB
SLPAMT_L
PCB should print Net Name
GND
in each pin.
ME Test Header
Elitegroup Computer Systems
Elitegroup Computer Systems
Elitegroup Computer Systems
PCH - MISC, Strap Function
PCH - MISC, Strap Function
PCH - MISC, Strap Function
B75H2-AM-DNI
B75H2-AM-DNI
B75H2-AM-DNI
1
1 2
R437 1K-04-O R437 1K-04-O
R412 390K-04 R412 390K-04
1 2
1 2
R411 1K-04-O R411 1K-04-O
R453 1K-04 R453 1K-04
1 2
1 2
R450 1K-04-O R450 1K-04-O
1 2
R387 1K-04-O R387 1K-04-O
ME_TEST
ME_TEST
1
2
3 4
5 6
H3X2-B-O
H3X2-B-O
1
+RTCVCC
SLP3_L
SLP4_L
SLP_SUS_L
14 46 Thursday, February 02, 2012
14 46 Thursday, February 02, 2012
14 46 Thursday, February 02, 2012
GND
3VSB
GND
GND
of
of
of
VCC3
A
A
A