Diodes TL082 User Manual

Please click here to visit our online spice models database.
TL082
GENERAL PURPOSE JFET INPUT OPERATIONAL
AMPLIFIERS
Features
Low Power Consumption
Wide Common-Mode and Differential Voltage Ranges
Low Input Bias and Offset Currents
Output Short-Circuit Protection
Low Total Harmonic Distortion…0.003% Typ
High Input Impedance…JFET-Input Stage
Latch-Up-Free Operation
High Slew Rate…13V/μs Typ
Common-Mode Input Voltage Range Includes V
SOP-8L: Available in “Green” Molding Compound
(No Br, Sb)
Lead Free Finish/ RoHS Compliant (Note 1)
Applications
Active filters
Audio pre-amps
Sample and holds
Peak detectors
Ordering Information
TL 082 S G - 13
General Description
The JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Eac h of these JFET-i nput operatio nal amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset-voltage temperature coefficient.
+
CC
Package Packing
S : SOP-8L
Green
G : Green
13 : Tape & Reel
Device
Package
Code
Packaging
(Note 2)
13” Tape and Reel
Quantity Part Number Suffix
TL082SG-13 S SOP-8L 2500/Tape & Reel -13
Notes: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at
http://www.diodes.com/datasheets/ap02001.pdf.
http://www.diodes.com/products/lead_free.html
2. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at
TL082 Rev. 1 1 of 11 JULY 2009
Pin Assignments
(1) Dual channel SOP-8L
TL082
GENERAL PURPOSE JFET INPUT OPERATIONAL
AMPLIFIERS
( Top View )
OUTPUT1
INVERTING INPUT1
NON-INVERTING INPUT1
V
CC
1 2
TL082
3
-
45
V
8
CC+
7
OUTPUT2 INVERTING INPUT2
6
NON-INVERTING INPUT2
SOP-8L
Pin Descriptions
Pin Name Pin No. Description
OUTPUT1 1 Channel 1 Output INVERTING INPUT1 2 Channel 1 Inverting Input NON-INVERTING INPUT1 3 Channel 1 Non-inverting Input VCC- 4 Supply Voltage NON-INVERTING INPUT2 5 Channel 2 Non-inverting Input INVERTING INPUT2 6 Channel 2 Inverting Input OUTPUT2 7 Channel 2 Ouput VCC+ 8 Supply Voltage
Block Diagram
TL082 Rev. 1 2 of 11 JULY 2009
TL082
GENERAL PURPOSE JFET INPUT OPERATIONAL
AMPLIFIERS
Absolute Maximum Ratings (Note 8)
Symbol Parameter Rating Unit
VCC+ Supply Voltage + (Note 3) +18 V
VCC- Supply Voltage - (Note 3) -18 V
VI Input voltage (Notes 3 and 5) ±15 V
VID Differential input Voltage, V
Duration of output short circuit (Note 6) Unlimited
PD Power Dissipation (Note 7) 860 mW
TJ Operating Junction Temperature Range 150
TST Storage Temperature Range -65 to +150
Notes: 3. ALL voltage values, except differential voltages, are with respect to the midpoint between V
4. Differential voltage are at the non-inverting input terminal with respect to the inverting input terminal.
5. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15V, whichever is less.
6. The output may be shorted to ground or either supply. Temperature and/or supply voltage must be limited to ensure that the dissipation rating is not exceeded.
7. Maximum power dissipati on is a function of T temperature is P
=(TJ(max)-TA)/ θJA . Operating at the absolute maximum TJ of 150 can affect reliability
D
Recommended Operating Conditions (Note 8)
Symbol Description Rating Unit
VCC± Supply Voltage
TA Operating Ambient Temp erature Ran ge
Notes: 8. Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate
TL082 Rev. 1 3 of 11 JULY 2009
conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
(Note 4)
ID
+ and V
CC
(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
J
-.
CC
±30
±15
-40 to +85
V
o o
V
°C
C C
TL082
GENERAL PURPOSE JFET INPUT OPERATIONAL
AMPLIFIERS
Electrical Characteristics (V
= ±15V, TA = 25
CC±
Symbol Parameter Test Conditions Min Typ. Max Unit
V
=0,
VIO Input Offset Voltage
α
Temperature Coefficient
vIO
of Input Offset Voltage
O
R
=50
S
VO=0, RS=50, TA= full range 18 μV/ oC
IIO Input Offset Current VO=0
IIB Input Bias Current VO=0
V
VOM
AVD
Common Mode
ICR
Input Voltage Range Maximum Peak
Output Volt age Swing Large Signal Differential
Voltage Amplification
±11 -12~+15 V
=10k, TA=25oC ±12 ±13.5
R
L
RL≧10kΩ, RL≧2k
=±10V,
V
O
R
2k
L
B1 Unity Gain Bandwidth 3 MHz
ri Input Resistance TA=25 oC
CMRR
k
SVR
ICC
Common Mode Rejection Ratio
Supply Voltage Rejection Ratio (ΔV
±/ΔVIO)
CC
Supply Current (each amplifier)
V
IC=VICRmin
R
=50, TA=25 oC
S
V
CC
V
=0
O
=50, TA=25 oC
R
S
V
=0, TA=25oC
O
No load
, VO=0
=±9 to ±15V
VO1/VO2 Crosstalk Attenuation AVD=100, TA=25oC 120 dB
V
=10V, CL=100pF,
I
SR Slew Rate at Unity Gain
R
L
=2k
(See Figure 1)
tr Rise Time
Overshoot Factor 20 %
Equivalent Input Noise
Vn
Voltage Equivalent Input Noise
In
Current
THD
Notes: 9. Test condition for SOP-8L: Devices mounted on FR-4 substrate PC board, with minimum recommended pad layout.
Total Harmonic Distortion
Thermal Resistance
θ
JA
Junction-to-Ambient Thermal Resistance
θ
JC
Junction-to-Case
V
=20mV, RL=2k, CL=100pF
I
(See Figure 1) R
S
=20
f=1kHz 18 f=10 Hz to 10kHz 4 μV
RS=20, f=1kHz 0.01
=6V, AVD=1,
V
Irms
R
2kΩ, RS≦1kΩ,
L
f=1kHz SOP-8L (Note 9) 145
SOP-8L (Note 9) 35
o
C; unless otherwise noted)
=25oC 3 6
T
A
TA= full range 9
=25oC 5 100 pA
T
A
mV
TA= full range 10 nA
=25oC 30 200 pA
T
A
TA= full range 20 nA
= full range
T
A
=25oC 50 200
T
A
±12 ±10 ±12
TA= full range 25
12
10
V
V/mV
75 86 dB
80 86 dB
1.4 2.8 mA
T
=25 oC 8 13
A
V/μs
TA= full range 5
0.05 μs
ΗΖnV
HZpA
0.003 %
o
C/W
o
C/W
TL082 Rev. 1 4 of 11 JULY 2009
Loading...
+ 7 hidden pages