How it Works
Digilent
Loading...
410-138P
User Manual
28 pgs2.08 Mb0

Digilent 410-138P User Manual

Genesys™ Board Reference Manual
Revision: September 5, 2013 Note: This document applies to REV C of the board.
Overview
The Genesys circuit board is a complete, ready-to-use digital circuit development platform based on a Xilinx Virtex 5 LX50T. The large on-board collection of high-end peripherals, including Gbit Ethernet, HDMI Video, 64-bit DDR2 memory array, and audio and USB ports make the Genesys board an ideal host for complete digital systems, including embedded processor designs based on Xilinx’s MicroBlaze. Genesys is compatible with all Xilinx CAD tools, including ChipScope, EDK, and the free WebPack, so designs can be completed at no extra cost.
The Virtex5-LX50T is optimized for high­performance logic and offers:
• 7,200 slices, each containing four 6­input LUTs and eight flip-flops
• 1.7Mbits of fast block RAM
• 12 digital clock managers
• six phase-locked loops
• 48 DSP slices
• 500MHz+ clock speeds
The Genesys board includes Digilent's newest Adept USB2 system, which offers device programming, real-time power supply monitoring, automated board tests, virtual I/O, and simplified user-data transfer facilities. A second USB programming port, based on the Xilinx programming cable, is also built into the board.
A comprehensive collection of board support IP and reference designs, and a large collection of add-on boards are available on the Digilent website. See the Genesys page at www.digilentinc.com for more information.
1300 Henley Court | Pullman, WA 99163
(509) 334 6306 Voice and Fax
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.
Genesys Reference Manual
Features
• Xilinx Virtex 5 LX50T FPGA, 1136-pin BGA package
• 256Mbyte DDR2 SODIMM with 64-bit wide data
• 10/100/1000 Ethernet PHY and RS-232 serial port
• multiple USB2 ports for programming, data, and hosting
• HDMI video up to 1600x1200 and 24-bit color
• AC-97 Codec with line-in, line-out, mic, and headphone
• real-time power monitors on all power rails
• 16Mbyte StrataFlash™ for configuration and data storage
• Programmable clocks up to 400MHz
• 112 I/O’s routed to expansion connectors
• GPIO includes eight LEDs, two buttons, two-axis navigation switch, eight slide switches, and a 16x2
character LCD
• ships with a 20W power supply and USB cable
Configuration
After power-on, the FPGA on the Genesys board must be configured (or programmed) before it can perform any functions. A USB-connected PC can configure the board using the JTAG interface anytime power is on, or a file can be automatically transferred from the StrataFlash ROM at power-on. An on-board "mode" jumper selects which programming mode will be used.
Both Digilent and Xilinx freely distribute software that can be used to program the FPGA and the Flash ROM. Configuration files stored in the ROM use the Byte Peripheral Interface (BPI) mode. In BPI UP mode, the FPGA loads configuration data from the StrataFlash in an ascending direction starting at address 000000. In BPI DOWN mode, configuration data loads in a descending direction starting at address 03FFFF.
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
Once transferred, programming files are stored in SRAM-based memory cells within the FPGA. These SRAM cells define the FPGA’s logic functions and circuit connections until they are erased, either by removing power or asserting the PROG_B input.
FPGA configuration files transferred using the JTAG interface use the .bin and .svf file types, and BPI files use the .bit, .bin, and .mcs file types. Xilinx’s ISE WebPack and EDK software can create .bit, .svf, .bin, or .mcs files from VHDL, Verilog, or schematic-based source files (EDK is used for MicroBlaze™ embedded processor-based designs). Digilent's Adept software and Xilinx's iMPACT software can be used to program the Genesys board from a PC's USB port.
During FPGA programming, a .bit or .svf file is transferred from the PC to the FPGA using the USB­JTAG port. When programming the ROM, a .bit, .bin, or .mcs file is transferred to the ROM in a two­step process. First, the FPGA is programmed with a circuit that can transfer data from the USB-JTAG port into the ROM, and then data is transferred to the ROM via the FPGA circuit (this complexity is hidden and a simple “program ROM” interface is shown). After the ROM has been programmed, it can automatically configure the FPGA at a subsequent power-on or reset event if the Mode jumpers are set to the proper BPI mode. A programming file stored in the StrataFlash ROM will remain until it is overwritten, regardless of power-cycle events.
Adept System
Adept and iMPACT USB Ports
The Genesys board includes two USB peripheral ports – one for Adept software and another for Xilinx's iMPACT software. Either port can program the FPGA and StrataFlash, but Adept offers a simplified user interface and many additional features such as automated board test and user-data transfers. The Adept port is also compatible with iMPACT, if the Digilent Plug-In for Xilinx Tools is installed on the host PC (download it free from the Digilent website).
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
The plug-in automatically translates iMPACT-generated JTAG commands into formats compatible with the Digilent USB port, providing a seamless programming experience without leaving the Xilinx tool environment. All Xilinx tools (iMPACT, ChipScope, EDK, etc.) can work with the plug-in, and they can be used in conjunction with Adept tools (like the power supply monitor).
Adept’s high-speed USB2 system can be used to program the FPGA and ROM, run automated board tests, monitor the four main board power supplies, add PC-based virtual I/O devices (like buttons, switches, and LEDs) to FPGA designs, and exchange register-based and file-based data with the FPGA. Adept automatically recognizes the Genesys board and presents a graphical interface with tabs for each of these applications. Adept also includes public APIs/DLLs so that users can write applications to exchange data with the Genesys board at up to 38Mbytes/sec. The Adept application, an SDK, and reference materials are freely downloadable from the Digilent website.
The Xilinx USB port is based on the Xilinx USB programming cable. It can be accessed by all Xilinx CAD tools and iMPACT.
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
Programming Interface
Flash Interface
Adept System
To program the Genesys board using Adept, first set up the board and initialize the software:
• plug in and attach the power supply
• plug in the USB cable to the PC and to the
USB port on the board
• start the Adept software
• turn on Genesys' power switch
• wait for the FPGA to be recognized.
Use the browse function to associate the desired .bit or .svf file with the FPGA, and click on the Program button. The configuration file will be sent to the FPGA, and a dialog box will indicate whether programming was successful. The configuration “done” LED will light after the FPGA has been successfully configured.
Before starting the programming sequence, Adept ensures that any selected configuration file contains the correct FPGA ID code – this prevents incorrect .bit files from being sent to the FPGA.
In addition to the navigation bar and browse and program buttons, the Config interface provides an Initialize Chain button, console window, and status bar. The Initialize Chain button is useful if USB communications with the board have been interrupted. The console window displays current status, and the status bar shows real-time progress when downloading a configuration file.
The Flash programming application allows .bin, .bit, and .mcs configuration files to be transferred to the on-board StrataFlash ROM for BPI programming, and allows user data files to be transferred to/from the Flash at user-specified addresses.
The configuration tool supports BPI UP and BPI DOWN programming from any valid ROM file produced by the Xilinx tools (be sure the mode jumpers are set to BPI UP/DOWN appropriately, or Genesys will not auto-configure properly.)
The Read/Write tools allow data to be exchanged between files on the host PC and specified address ranges in Flash.
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
Power
Test Interface
The test interface provides a quick and easy way to verify many of the board's hardware circuits and interfaces. Clicking Start Test will configure the FPGA with test and PC-communication circuits, overwriting any FPGA configuration that may have been present. Once the indicator near the Start Test button turns green, all available tests can be run.
The Test RAM and Test Flash utilities write/read data to/from all pages, ensuring the devices are working properly and no signals have shorts or opens.
The Test Shorts feature checks all discrete I/O’s for shorts to Vdd, GND, and neighboring I/O pins. The switches and buttons graphics show the current states of those devices on the Genesys board.
Future releases of Adept may add additional tests, and more board features can be tested using reference projects available on the Digilent website.
The power application provides highly-accurate (better than 1%) real-time voltage, current, and power readings from four on-board TI power­supply monitors. The monitors are based on the TI INA219 high-side current and power monitors, which are configured to return 16-bit samples for each channel at 16Hz, with each returned sample being the average of 128 sub-samples. A 5mOhm shunt resistor and selected INA219 gain setting provide 4mV and 2mA measurement resolution.
Real-time voltage, current, and power data is displayed in tabular form and updated continuously when the power meter is active (or started).
Historical data is available using the Show Graph feature, which shows a graph with voltage, current, and power plots for all four power
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
supplies for up to ten minutes. Recorded values are also stored in a buffer that can be saved to a file for later analysis. Save Buffer and Clear Buffer are used to save and clear the historical data in the buffer.
Register I/O
The register I/O tab requires that a corresponding IP block, available in the Parallel Interface reference design (DpimRef.vhd) on the Adept page of the Digilent website, is included and active in the FPGA. This IP block provides an EPP-style interface, where an 8-bit address selects a register, and data read and write buttons transfer data to and from the selected address. Addresses entered into the address field must match the physical address included in the FPGA IP block.
Register I/O provides an easy way to move small amounts of data into and out of specific registers in a given design. This feature greatly simplifies passing control parameters into a design, or reading low-frequency status information out of a design.
File I/O
The File I/O tab can transfer arbitrarily large files between the PC and the Genesys FPGA. A number of bytes (specified by the Length value) can be streamed into a specified register address from a file or out of a specified register address into a file. During upload and download, the file start location can be specified in terms of bytes.
As with the Register I/O tab, File I/O also requires specific IP to be available in the FPGA. This IP can include a memory controller for writing files into the on-board DDR2 and Flash memories.
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
I/O Expand
The I/O Expand tab works with an IP block in the FPGA to provide additional simple I/O beyond the physical devices found on the Genesys board. Virtual I/O devices include a 24-LED light bar, 16 slide switches, 16 push buttons, 8 discrete LEDs, a 32-bit register that can be sent to the FPGA, and a 32-bit register that can be read from the FPGA. The IP block, available in the Adept I/O Expansion reference design (AdeptIOExpansion.zip) on the Adept page of the Digilent website, provides a simple interface with well-defined signals. This IP block can easily be included in, and accessed from, user-defined circuits.
For more information, please see the Adept documentation available at the Digilent website.
Power Supplies
The Genesys board requires an external 5V 4A or greater power source with a coax center-positive
2.1mm internal-diameter plug (a suitable supply is provided as a part of the Genesys kit). Voltage regulator circuits from Texas Instruments create the required 3.3V, 2.5V, 1.8V, 1.0V, and 0.9V supplies from the main 5V supply. The table below provides additional information (typical currents depend strongly on FGPA configuration; the values provided are typical of medium size/speed designs).
Table 1: Genesys Power Supplies
Supply
3.3V FPGA I/O, Video, RS-232, USB, Clocks, ROM, Audio IC20: TPS54620 6A / 700mA
2.5V FPGA Aux, VHDC, Ethernet PHY I/O, GPIO IC21: TPS54620 6A / 400mA
1.0V FPGA Core, Ethernet PHY core IC25: TPS54620 6A / 0.8 – 1.2A
1.8V DDR & FPGA DDR I/O IC23: TPS54620 6A / 1A
0.9V DDR SODIMM Termination Voltage (VTT) IC22: TPS51100 3A / 1A
The four main voltage rails on the Genesys board use TI INA219 power supply monitors to continuously measure voltage, current, and power. Measured values may be viewed on a PC using Digilent’s power meter that is a part of the Adept software.
Circuits Device Amps (max/typ)
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Genesys Reference Manual
Power
Switch
Power
Jack
Battery
Connector
OFF
ON
Power Select Jumper JP13
VU
To Digilent
Adept USB
TPS54620
6A Regulator
EN
TPS54620
6A Regulator
EN
TPS54620
6A Regulator
EN
TPS54620
6A Regulator
EN
Load Switch
EN
I2C Bus
PG
IC20
PG
IC21
PG
IC23
PG
IC25
IC24
Power On
LED (LD8)
Vswt
.005
INA219
.005
INA219
.005
INA219
.005
INA219
TPS51100
DDR Term. Reg.
3.3V
2.5V
1.8V
1.0V
IC22
0.9V
To Expansion Connectors, LCD, HDMI, USB
Genesys power supplies are controlled by a logic-level switch (SW9) that enables/disables the power supply controller IC’s. A power-good LED (LD8), driven by the “power good” outputs on all supplies, indicates that all supplies are operating within 10% of nominal.
A load switch (the TPS51100) passes the input voltage VU to the "Vswt" node, depending on the state of the power switch. Vswt is assumed to be 5V, and is used by many systems on the board including the LCD, HDMI ports, I2C bus, and USB host. Vswt is also available at expansion connectors, so that any connected boards can be turned off along with the Genesys board.
DDR2 Memory
A single small outline dual in-line memory module (SODIMM) connector is provided and loaded with a Micron MT4HTF3264HY-667D3 (or equivalent) single-rank unregistered 256Mbyte DDR2 module (additional address lines and chip selects are routed, so that similar SODIMMs with densities up to 2GB may be used). Serial Presence Detect (SPD) using an IIC interface to the DDR DIMM is also supported.
The Genesys board has been tested for DDR2 operation at a 400MHz data rate. Faster data rates might be possible but are not tested.
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners
Loading...
+ 19 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use