![](/html/4b/4ba1/4ba1e63855edb233d6e0c019c90d8dad64cfe342c243961e49560efa3ebc3c2a/bg1.png)
1300 Henley Court
Pullman, WA 99163
509.334.6306
www.digilentinc.com
JTAG-SMT1™ Programming Module for Xilinx® FPGAs
Revised March 2, 2015
This manual applies to the JTAG-SMT1 rev. A
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
21.5mm
23 mm
1
2
3
4
8
7
6
5
GND
TCK
TDI
TMS
Vdd (3.3V)
GND
VREF
TDO
Small, complete, all-in-one JTAG programming solution for
Xilinx FPGAs
Single 3.3V supply
Separate Vref drives JTAG signal voltages; Vref can be any
voltage between 1.8V and 5V.
High-Speed USB2 port that can drive JTAG/SPI bus at up to
30Mbit/sec
Able to drive JTAG bus at up to 30Mbit/sec
JTAG/TCK frequency settable by user
Compatible with all Xilinx tools
Small form-factor surface-mount module can be directly
loaded on target boards
Uses micro-AB USB2 connector
Same circuit is available as a stand-alone programming cable;
see Digilent’s JTAG-HS1.
Overview
The JTAG-SMT1 is a compact, complete, and fully self-contained surface-mount programming module for Xilinx®
FPGAs. It can be accessed directly from all Xilinx Tools, including iMPACT, ChipScope™, and EDK. The module can
be loaded directly onto a target board and reflowed like any other component.
The JTAG-SMT1 uses a 3.3V main power supply and a separate Vref supply to drive the JTAG signals. All JTAG
signals use high speed, 24mA, three-state buffers that allow signal voltages from 1.8V to 5V and bus speeds of up
to 30MBit/sec. JTAG signals are actively driven only during a programming event and are otherwise held in highimpedance, so the JTAG bus can be shared with other devices.
The SMT1 module is CE certified and fully compliant with the RoHS and REACH directives. It uses a standard Type-A
to Micro-USB cable, also available from Digilent.
The JTAG signals can be connected directly to the corresponding FPGA signals, as shown in the image below. For
best results, the module should be mounted adjacent to the edge of the host PCB over a ground plane. Although
signal traces may be run on top of the host PCB beneath the SMT1, it is recommended the area immediately
beneath the SMT1 be kept clear. For highest speed JTAG operation, impedance between the SMT1 and FPGA
should be kept below 100 Ohms.
![](/html/4b/4ba1/4ba1e63855edb233d6e0c019c90d8dad64cfe342c243961e49560efa3ebc3c2a/bg2.png)
JTAG-SMT1 Programming Module for Xilinx® FPGAs
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
TCK
JTAG SMT1 FPGA
TMS
TDI
TDO
GND
Vref
VIO
TMS
TCK
TDI
TDO
3.3V
V
IO
GND
Vdd
USB2
Port
2
4
3
5
1
6
8
SMT1 JTAG Port Connections
2 3 41
6 578
3.5mm
2.5mm
5mm4mm
20mm
PCB Edge
Recommended PCB pad geometry
15mm
23mm
21.5mm
3mm
5mm
2mm
4mm
17.5mm
SMT1 bottom-up view
Software Support
In addition to working seamlessly with all Xilinx tools, the SMT1 is supported by Digilent's Adept software and the
Adept SDK (the SDK can be freely downloaded from Digilent’s website). Adept includes a full-featured
programming environment, and a set of public APIs that allow user applications to directly drive the JTAG chain.
Using the SDK, custom applications can be created to drive JTAG ports on virtually any device. The SDK also
supports SPI ports, allowing applications to drive any SPI device using SPI Mode 0 or Mode 2. Please see the Adept
SDK reference manual for more information.
Mechanical Information