Davicom DM9000 User Manual

Page 1

DM9000

1. General Description

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

The DM9000 is a fully integrated and cost-effective single chip Fast Ethernet MAC controller with a general processor interface, a 10/100M PHY and 4K Dword SRAM. It is designed with low power and high performance process that support 3.3V with 5V tolerance.

The DM9000 also provides a MII int erface to connect HPNA device or other transceivers that support MII interface. The DM9000 supports 8-bit, 16-bit and 32bit uP interfaces to internal memory accesses for

2. Block Diagram

LED

PHYceiver

different processors. The PHY of the DM9000 can interface to the UTP3, 4, 5 in 10Base-T and UTP5 in 100Base-TX. It is fully compliant with the IEEE 802.3u Spec. Its auto-negotiation function will automatically configure the DM9000 to take the maximum advantage of its abilities. The DM9000 also supports IEEE 802.3x full- duplex flow control. This programming of the DM9000 is very simple, so user can port the software drivers to any system easily.

External MII

Interface

EEPROM

Interface

MAC

TX+/-

RX+/-

100 Base-TX

transceiver

100 Base-TX

10 Base-T

Tx/Rx

Autonegotiation

PCS

MII Management

Control

& MII Register

MII

TX Machine

Control &Status

Registers

RX Machine

Memory

Management

Internal

SRAM

Interface

Processor

Final 1

Version: DM9000-DS-F02

June 26, 2002

Page 2

Table of Contents

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

1. General Description ..............................................1

2. Block Diagram……………………………………… 1

3. Features ................................................................4

4. Pin Configuration ..................................................5

4.1 Pin Configuration I: with MII Interface .................5

4.2 Pin Configuration II: with 32-Bit Data Bus...........6

5. Pin Description ......................................................7

5.1 MII Interface ........................................................7

5.2 Processor Interface.............................................8

5.3 EEPROM Interface. ............................................9

5.4 Clock Interface ....................................................9

5.5 LED Interface ......................................................9

5.6 10/100 PHY/Fiber .............................................10

5.7 Miscellaneous Pins ...........................................10

5.8 Power Pins........................................................10

(22H~23H) ..............................................................18

6.21 RX SRAM Write Pointer Address Register

(24H~25H) .......................................................19

6.22 Vendor ID Register (28H~29H).......................19

6.23 Product ID Register (2AH~2BH) .....................19

6.24 Chip Revision Register (2CH).........................19

6.25 Special Mode Control Register (2FH) .............19

6.26 Memory Data Read Command without Address

Increment Register (F0H) ................................19

6.27 Memory Data Read Command with Address

Increment Register (F2H) ................................19

6.28 Memory Data Read_ address Register

(F4H~F5H) ......................................................19

6.29 Memory Data Write Command without Address

Increment Register (F6H) ................................19

6.30 Memory Data Write Command with Address

Increment Register (F8H) ................................19

6.31 Memory Data Write_ address Register

(FAH~FBH) ......................................................20

6.32 TX Packet Length Register (FCH~FDH) ........20

6.33 Interrupt Status Register (FEH) ......................20

6.34 Interrupt Mask Register (FFH) ........................20

7. EEPROM Format ................................................21

6. Vendor Control and Status Register Set.............11

6.1 Network Control Register (00H)........................13

6.2 Network Status Register (01H) .........................13

6.3 TX Control Register (02H) ................................13

6.4 TX Status Register I (03H) ................................14

6.5 TX Status Register II (04H)...............................14

6.6 RX Control Register (05H) ................................14

6.7 RX Status Register (06H) .................................15

6.8 Receive Overflow Counter Register (07H) .......15

6.9 Back Pressure Threshold Register (08H) .........15

6.10 Flow Control Threshold Register (09H) ..........16

6.11 RX/TX Flow Control Register (0AH) ...............16

6.12 EEPROM & PHY Control Register (0BH) .......16

6.13 ROM & PHY Address Register (0CH) ............17

6.14 EEPROM & PHY Data Register (0DH, 0EH) ..17

6.15 Wake Up Control Register (0FH)....................17

6.16 Physical Address Register (10H~15H) ...........17

6.17 Multicast Address Register (16H~1DH)..........18

6.18 General Purpose Control Register (1EH)…….18

6.19 General Purpose Register (1FH) ....................18

6.20 TX SRAM Read Pointer Address Register

2 Final

8. MII Register Description......................................22

8.1 Basic Mode Control Register (BMCR) – 00 ......23

8.2 Basic Mode Status Register (BMSR) – 01........24

8.3 PHY ID Identifier Register #1 (PHYID1) – 02 ...25

8.4 PHY Identifier Register #2 (PHYID2) – 03........25

8.5 Auto-negotiation Advertisement Register

(ANAR) – 04 ....................................................26

8.6 Auto-negotiation Link Partner Ability Register

(ANLPAR) – 05 ................................................27

8.7 Auto-negotiation Expansion Register (ANER) –

06 .....................................................................27

8.8 DAVICOM Specified Configuration Register

(DSCR) – 16 .....................................................28

8.9 DAVICOM Specified Configuration and Status

8.10 10BASE-T Configuration/Status (10BTCSR) –

18.....................................................................30

Version: DM9000-DS-F02

June 26, 2002

Page 3

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

9. Functional Description ........................................31

9.1 Host Interface....................................................31

9.2 Direct Memory Access Control .........................31

9.3 Packet Transmission.........................................31

9.4 Packet Reception..............................................31

9.5 100Base-TX Operation .....................................32

9.5.1 4B5B Encoder ................................................32

9.5.2 Scrambler.......................................................32

9.5.3 Parallel to Serial Converter ............................32

9.5.4 NRZ to NRZI Encoder....................................32

9.5.5 MLT-3 Converter ............................................32

9.5.6 MLT-3 Driver ..................................................32

9.5.7 4B5B Code Group..........................................33

9.6 100Base-TX Receiver .......................................34

9.6.1 Signal Detect..................................................34

9.6.2 Adaptive Equalization ....................................34

9.6.3 MLT-3 to NRZI Decoder.................................34

9.6.4 Clock Recovery Module.................................34

9.6.5 NRZI to NRZ ..................................................34

9.6.6 Serial to Parallel .............................................34

9.6.7 Descrambler...................................................34

9.6.8 Code Group Alignment ..................................35

9.6.9 4B5B Decoder................................................35

9.7 10Base-T Operation..........................................35

9.8 Collision Detection ............................................35

9.9 Carrier Sense ....................................................35

9.10 Auto-Negotiation .............................................35

9.11 Power Reduced Mode ....................................36

9.11.1 Power Down Mode.......................................36

9.11.2 Reduced Transmit Power Mode ..................36

11. Application Notes ..............................................43

11.1 Network Interface Signal Routing ...................43

11.2 10Base-T/100Base-TX Application Figure 11-1

.........................................................................43

11.3 10Base-T/100Base-TX (Power Reduction

Application)　Figure 11-2................................44

11.4 Power Decoupling Capacitors Figure 11-3 .....45

11.5 Ground Plane Layout Figure 11-4 ..................46

11.6 Power Plane Partitioning Figure 11-5 .............47

11.7 Magnetics Selection Guide .............................48

11.8 Crystal Selection Guide Figure 11-6...............48

11.9 Application of reverse MII Figure 11-7............49

12. Package Information .........................................50

12.1 LQFP 100L Outline Dimensions .....................50

13. Appendix ...........................................................51

14. Order Information ..............................................53

10. DC and AC Electrical Characteristics ...............37

10.1 Absolute Maximum Rating (25∘C) ................37

10.2 Operating Conditions ......................................37

10.3 DC Electrical Characteristics ..........................38

10.4 AC Electrical Characteristics & Timing

Waveforms.......................................................39

10.4.1 TP Interface .................................................39

10.4.2 Oscillator/ Crystal Timing.............................39

10.4.3 Processor Register Read Timing.................39

10.4.4 Processor Register Write Timing .................40

10.4.5 External MII Interface Transmit Timing........41

10.4.6 External MII Interface Receive Timing.........41

10.4.7 MII Management Interface Timing ...............42

10.4.8 EEPROM Interface Timing ..........................42

Final 3

Version: DM9000-DS-F02

June 26, 2002

Page 4

3. Features

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

■ Supports processor interface: byte/word/dword of

I/O command to internal memory data operation

■ Integrated 10/100M transceiver

■ Supports MII and reverses MII interface

■ Supports back pressure mode for half-duplex

mode flow control

■ IEEE802.3x flow control for full-duplex mode

■ Supports wakeup frame, link status change and

magic packet events for remote wake up

■ Integrated 4K dword SRAM

■ Supports automatically load vendor ID and

product ID from EEPROM

■ Supports 4 GPIO pins

■ Optional EEPROM configuration

■ Very low power consumption mode:

– Power reduced mode (cable detection)

– Power down mode

– Selectable TX drivers for 1:1 or 1.25:1

transformers for additional power reduction.

■ Compatible with 3.3V and 5.0V tolerant I/O

■ 100-pin LQFP with CMOS process

4 Final

Version: DM9000-DS-F02

June 26, 2002

Page 5

DM9000

4. Pin Configuration

4.1 Pin Configuration I: with MII Interface

GPIO2

GPIO3

DVDD

DGND

LINK_O

WAKEUP

PW_RST#

DGND

SD15 SD14 SD13 SD12 SD11 SD10

SD9

SD8

DVDD

IO16

CMD

SA4 SA5 SA6 SA7

SA8 SA9

DGND

INT

76 77 78 79 80 81 82

83 84 85 86

89 90 91 92 93 94

96 97

99 100

71706968676665646362616059

56789

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

TXD1

TXD2

TXD3

TX_EN

DVDD

MDIO

MDC

DGND

CLK20MO

SPEED#

DUP#

LINKACT#

DGND

EEDI

EEDO

EECK

EECS

GPIO0

GPIO1

545352

202122

50 49

48 47

46 45 44 43 42 41 40 39

38 37

36 35

34 33

32 31 30 29

28 27

TXD0 TX_CLK TEST5 RX_CLK RX_ER RX_DV COL CRS DGND RXD3 RXD2 RXD1 RXD0 LINK_I DVDD AVDD TXOTXO+ AGND AGND RXIRXI+ AVDD AVDD BGRES

DM9000

1213141516

585756

SD0

SD1

SD2

SD3

SD4

SD5

SD6

SD7

AEN

IOR#

IOW#

Final 5

Version: DM9000-DS-F02

June 26, 2002

DVDD

IOWAIT

RST

DGND

TEST1

TEST2

TEST3

TEST4

DVDD

X2_25M

DGND

X1_25M

AGND

Page 6

DM9000

4.2 Pin Configuration II: with 32-Bit Data Bus

GPIO0

GPIO1

GPIO2

GPIO3

DVDD

DGND

LINK_O

WAKEUP

PW_RST#

DGND

SD15 SD14 SD13 SD12 SD11 SD10

SD9

SD8

DVDD

IO16

CMD

SA4 SA5 SA6 SA7

SA8 SA9

DGND

INT

76 77 78 79 80 81 82

83 84 85 86

89 90 91 92 93 94

96 97

99 100

71706968676665646362616059

56789

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

SD19

SD18

SD17

DVDD

SD16

IO32

DGND

CLK20MO

SPEED#

DUP#

LINKACT#

DGND

EEDI

EEDO

EECK

EECS

545352

202122

50 49

48 47

46 45 44 43

42 41 40 39

38 37

36 35

34 33

32 31

30 29 28 27

SD20 SD21 TEST5 SD22 SD23 SD24 SD25 SD26 DGND SD27 SD28 SD29 SD30 SD31 DVDD AVDD TXOTXO+ AGND AGND RXIRXI+ AVDD AVDD BGRES

DM9000

1213141516

585756

IOR#

AEN

IOW#

DVDD

IOWAIT

SD0

SD1

SD2

SD3

SD4

SD5

SD6

SD7

RST

DGND

TEST1

TEST2

TEST3

DVDD

TEST4

X2_25M

DGND

X1_25M

AGND

6 Final

Version: DM9000-DS-F02

June 26, 2002

Page 7

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

5. Pin Description

I= Input, O=Output, I/O= Input/Output, O/D= Open Drain, P= Power,

LI= reset Latch Input, #= asserted low

5.1 MII Interface

Pin No. Pin Name I/O Description

37 LINK_I I External MII device link status

41,40,39,

38 43 CRS I/O External MII Carrier Sense

44 COL I/O External MII Collision Detect. This pin is output in reverse MII interface.

45 RX_DV I External MII Receive Data Valid

46 RX_ER I External MII Receive Error

47 RX_CLK I External MII Receive Clock

49 TX_CLK I/O External MII Transmit Clock. This pin is output in reverse MII interface.

53,52,51,

54 TX_ EN O External MII Transmit Enable

56 MDIO I/O MII Serial Management Data

57 MDC O MII Serial Management Data Clock

RXD [3:0] I External MII Receive Data

4-bit nibble data input (synchronous to RXCLK) when in 10/100 Mbps. MII mode

Active high to indicate the pressure of carrier, due to receive or transmit activities in 10 Base-T or 100 Base-TX mode. This pin is output in reverse MII interface.

TXD [3:0] O External MII Transmit Data

4-bit nibble data outputs (synchronous to the TX_CLK) when in 10/100Mbps nibble mode TXD [2:0] is also used as the strap pins of IO base address. IO base = (strap pin value of TXD [2:0]) * 10H + 300H

This pin is also used as the strap pin of the polarity of the INT pin When the MDC pin is pulled high, the INT pin is low active; otherwise the INT pin is high active

Note: The pins of MII interface are all have a pulled down resistor about 60k ohm internally

5.2 Processor Interface

1 IOR# I Processor Read Command

This pin is low active at default, its polarity can be modified by EEPROM setting. See the EEPROM content description for detail

2 IOW# I Processor Write Command

This pin is low active at default, its polarity can be modified by EEPROM setting. See the EEPROM content description for detail

3 AEN I Address Enable

A low active signal used to select the DM9000.

4 IOWAIT O Processor Command Ready

When a command is issued before last command is completed, the IOWAIT will be pulled low to indicate the current command is waited

Final 7

Version: DM9000-DS-F02

June 26, 2002

Page 8

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

14 RST I Hardware Reset Command, active high to reset the DM9000

6,7,8,9,10,

11,12,13, 89,88,87, 86,85,84,

83,82

93,94,95,

96,97,98

92 CMD I Command Type

91 IO16 O Word Command Indication

100 INT O Interrupt Request

56,53,52, 51,50,49, 47,46,45, 44,43,41, 40,39,38

37 57 IO32 (in double

SD0~15 I/O Processor Data Bus bit 0~15

SA4~9 I Address Bus 4~9

These pins are used to select the DM9000. When SA9 and SA8 are in high states, and SA7 and AEN are in low states, and SA6~4 are matched with strap pins TXD2~0, the DM9000 is selected.

When high, the access of this command cycle is DATA port When low, the access of this command cycle is ADDRESS port

When the access of internal memory is word or dword width, this pin will be asserted This pin is low active at default

This pin is high active at default, its polarity can be modified by EEPROM setting or strap pin MDC. See the EEPROM content description for detail

SD16~31 (in

double word

mode)

I/O Processor Data Bus bit 16~31

These pins are used as data bus bits 16~31 when the DM9000 is set to double word mode (the straps pin EEDO is pulled high and WAKEUP is not pull-high)

O Double Word Command Indication

word mode)

This pins is used as the double word command indication when the DM9000 is set to double data word mode, and this pin will be asserted when the access of internal memory is double word width This pin is low active at default

Note: The pins of processor interface except SD8,SD9 and IO16 are all have a pulled down resistor about 60k ohm internally

5.3 EEPROM Interface

64 EEDI I Data from EEPROM

65 EEDO I/O Data to EEPROM

This pin is also used as a strap pin. It combines with strap pin WAKEUP, and it can set the data width of the internal memory access The decoder table is the following, where the logic 1 means the strap pin is pulled high WAKEUP EEDO data width 0 0 16-bit 0 1 32-bit 1 0 8-bit 1 1 reserved

8 Final

Version: DM9000-DS-F02

June 26, 2002

Page 9

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

66 EECK O Clock to EEPROM

67 EECS I/O Chip Select to EEPROM

This pin is also used as a strap pin to define the LED modes. When it is pulled high, the LED mode is mode 1; Otherwise it is mode 0

Note: The pins EECS,EECK and EEDO are all have a pulled down resistor about 60k ohm internally

5.4 Clock Interface

21 X2_25M O Crystal 25MHz Out

22 X1_25M I Crystal 25MHz In

59 CLK20MO O 20Mhz Clock Output

It is used as the clock signal for the external MII device’s clock is 20MHz This pin has a pulled down resistor about 60k ohm internally.

5.5 LED Interface

60 SPEED100# O Speed LED

Its low output indicates that the internal PHY is operated in 100M/S, or it is floating for the 10M mode of the internal PHY

61 DUP# O Full-duplex LED

In LED mode 1, Its low output indicates that the internal PHY is operated in full-duplex mode, or it is floating for the half-duplex mode of the internal PHY In LED mode 0, Its low output indicates that the internal PHY is operated in 10M mode, or it is floating for the 100M mode of the internal PHY

62 LINK&ACT# O Link LED

In LED mode 1, it is the combined LED of link and carrier sense signal of the internal PHY In LED mode 0, it is the LED of the carrier sense signal of the internal PHY only

5.6 10/100 PHY/Fiber

24 SD I Fiber-optic Signal Detect

PECL signal, which indicates whether or not the fiber-optic receive pair is receiving valid levels

25 BGGND P Bandgap Ground

26 BGRES I/O Bandgap Pin

27 AVDD P Bandgap and Guard Ring Power

28 AVDD P RX Power

29 RXI+ I TP RX Input

30 RXI- I TP RX Input

31 AGND P RX Ground

32 AGND P TX Ground

33 TXO+ O TP TX Output

Final 9

Version: DM9000-DS-F02

June 26, 2002

Page 10

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

34 TXO- O TP TX Output

35 AVDD P TX Power

5.7 Miscellaneous

16,17,18,19TEST1~TEST4 I Operation Mode

Test 1, 2, 3, 4 = (1, 1, 0, 0) in normal application

48 TEST5 I It must be ground.

68,69,70,

GPIO0~3 I/O General I/O Ports

Registers GPCR and GPR can program these pins The GPIO0 is an output mode, and output data high at default is to power down internal PHY and other external MII device GPIO1~3 defaults are input ports

78 LINK_O O Cable Link Status Output. Active High

This pin is also used as a strap pin to define whether the MII interface is a reversed MII interface (pulled high) or a normal MII interface (not pulled high). This pin has a pulled down resistor about 60k ohm internally.

79 WAKEUP O Issue a wake up signal when wake up event happens

This pin has a pulled down resistor about 60k ohm internally.

80 PW_RST# I Power on Reset

Active low signal to initiate the DM9000 The DM9000 is ready after 5us when this pin deasserted

74,75,77 NC Not Connect

5.8 Power Pins

5,20,36,

DVDD P Digital VDD

55,72,90,

15,23,42,

DGND P Digital GND

58,63,81,

99,76

10 Final

Version: DM9000-DS-F02

June 26, 2002

Page 11

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6. Vendor Control and St atus Register Set

The DM9000 implements several control and status registers, which can be accessed by the host. These CSRs

are byte aligned. All CSRs are set to their default values by hardware or software reset unless they are specified

after reset

NCR Network Control Register 00H 00H NSR Network Status Register 01H 00H TCR TX Control Register 02H 00H

TSR I TX Status Register I 03H 00H

TSR II TX Status Register II 04H 00H

RCR RX Control Register 05H 00H RSR RX Status Register 06H 00H

ROCR Receive Overflow Counter Register 07H 00H

BPTR Back Pressure Threshold Register 08H 37H FCTR Flow Control Threshold Register 09H 38H

FCR RX Flow Control Register 0AH 00H EPCR EEPROM & PHY Control Register 0BH 00H EPAR EEPROM & PHY Address Register 0CH 40H

EPDRL EEPROM & PHY Low Byte Data Register 0DH XXH

EPDRH EEPROM & PHY High Byte Data Register 0EH XXH

WCR Wake Up Control Register 0FH 00H

PAR Physical Address Register 10H-15H Determined by

EEPROM

MAR Multicast Address Register 16H-1DH XXH

GPCR General Purpose Control Register 1EH 01H

GPR General Purpose Register 1FH XXH

TRPAL TX SRAM Read Pointer Address Low Byte 22H 00H TRPAH TX SRAM Read Pointer Address High Byte 23H 00H RWPAL RX SRAM Write Pointer Address Low Byte 24H 04H

RWPAH RX SRAM Write Pointer Address High Byte 25H 0CH

VID Vendor ID 28H-29H 0A46H

PID Product ID 2AH-2BH 9000H CHIPR CHIP Revision 2CH 00H SMCR Special Mode Control Register 2FH 00H

MRCMDX Memory Data Read Command Without Address Increment

F0H XXH

MRCMD Memory Data Read Command With Address Increment

F2H XXH

MRRL Memory Data Read_ address Register Low Byte F4H 00H

MRRH Memory Data Read_ address Register High Byte F5H 00H

MWCMDX Memory Data Write Command Without Address Increment

F6H XXH

MWCMD Memory Data Write Command With Address Increment

F8H XXH

MWRL Memory Data Write_ address Register Low Byte FAH 00H

Final 11

Version: DM9000-DS-F02

June 26, 2002

Page 12

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

MWRH Memory Data Write _ address Register High Byte FBH 00H

TXPLL TX Packet Length Low Byte Register FCH XXH

TXPLH TX Packet Length High Byte Register FDH XXH

ISR Interrupt Status Register FEH 00H

IMR Interrupt Mask Register FFH 00H

Key to Default

In the register description that follows, the default column takes the form: <Reset Value>, <Access Type> Where：

<Reset Value>:

1 Bit set to logic one 0 Bit set to logic zero X No default value

<Access Type>: RO = Read only RW = Read/Write

R/C = Read and Clear

RW/C1=Read/Write and Cleared by write 1 WO = Write only

Reserved bits are shaded and should be written with 0. Reserved bits are undefined on read access.

12 Final

Version: DM9000-DS-F02

June 26, 2002

Page 13

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.1 Network Control Register (00H) Bit Name Default Description

7 EXT_PHY 0,RW Selects external PHY when set. Selects Internal PHY when clear. This bit will not

be affected after software reset

6 WAKEEN 0,RW Wakeup Event Enable

When set, it enables the wakeup function. Clearing this bit will also clears all wakeup event status

This bit will not be affected after a software reset 5 RESERVED 0,RO Reserved 4 FCOL 0,RW Force Collision Mode, used for testing 3 FDX 0,RW Full-Duplex Mode. Read only on Internal PHY mode. R/W on External PHY mode

2:1 LBK 00,RW Loopback Mode

Bit 2 1

0 0 Normal

0 1 MAC Internal loopback

1 0 Internal PHY 100M mode digital loopback

1 1 (Reserved) 0 RST 0,RW Software reset and auto clear after 10us

6.2 Network Status Register (01H) Bit Name Default Description

7 SPEED 0,RO Media Speed 0:100Mbps 1:10Mbps, when Internal PHY is used. This bit has no

meaning when LINKST=0

6 LINKST 0,RO Link Status 0:link failed 1:link OK, when Internal PHY is used

5 WAKEST 0,RW/C1

4 RESERVED 0,RO Reserved 3 TX2END 0,RW/C1 TX Packet 2 Complete Status. Clears by read or write 1

2 TX1END 0,RW/C1 TX Packet 1 Complete status. Clears by read or write 1

1 RXOV 0,RO RX FIFO Overflow 0 RESERVED 0,RO Reserved

Wakeup Event Status. Clears by read or write 1 This bit will not be affected after software reset

Transmit completion of packet index 2

Transmit completion of packet index 1

6.3 TX Control Register (02H) Bit Name Default Description

7 RESERVED 0,RO Reserved

6TJDIS0,RW

5EXCECM0,RW

Transmit Jabber Disable When set, the transmit Jabber Timer (2048 bytes) is disabled. Otherwise it is Enable Excessive Collision Mode Control : 0:aborts this packet when excessive collision

counts more than 15, 1: still tries to transmit this packet 4 PAD_DIS2 0,RW 3 CRC_DIS2 0,RW

PAD Appends Disable for Packet Index 2

CRC Appends Disable for Packet Index 2 2 PAD_DIS1 0,RW PAD Appends Disable for Packet Index 1 1 CRC_DIS1 0,RW

CRC Appends Disable for Packet Index 1 0 TXREQ 0,RW TX Request. Auto clears after sending completely

Final 13

Version: DM9000-DS-F02

June 26, 2002

Page 14

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.4 TX Status Register I ( 03H ) for packet index I Bit Name Default Description

7 TJTO 0,RO Transmit Jabber Time Out

It is set to indicate that the transmitted frame is truncated due to more than 2048 bytes are transmitted

6 LC 0,RO Loss of Carrier

It is set to indicate the loss of carrier during the frame transmission. It is not valid in internal loopback mode

5NC0,RONo Carrier

It is set to indicate that there is no carrier signal during the frame transmission. It is not valid in internal loopback mode

4 LC 0,RO Late Collision

It is set when a collision occurs after the collision window of 64 bytes

3 COL 0,RO Collision Packet

It is set to indicate that the collision occurs during transmission

2 EC 0,RO Excessive Collision

It is set to indicate that the transmission is aborted due to 16 excessive collisions

1:0 RESERVED 0,RO Reserved

6.5 TX Status Register II ( 04H ) for packet index I I Bit Name Default Description

7 TJTO 0,RO Transmit Jabber Time Out

It is set to indicate that the transmitted frame is truncated due to more than 2048 bytes are transmitted

6 LC 0,RO Loss of Carrier

It is set to indicate the loss of carrier during the frame transmission. It is not valid in internal loopback mode

5NC0,RONo Carrier

It is set to indicate that there is no carrier signal during the frame transmission. It is not valid in internal loopback mode

4 LC 0,RO Late Collision

It is set when a collision occurs after the collision window of 64 bytes 3 COL 0,RO Collision packet, collision occurs during transmission 2 EC 0,RO Excessive Collision

It is set to indicate that the transmission is aborted due to 16 excessive collisions

1:0 RESERVED 0,RO Reserved

6.6 RX Control Register ( 05H ) Bit Name Default Description

7 RESERVED 0,RO Reserved 6

WTDIS 0,RW Watchdog Timer Disable

When set, the Watchdog Timer (2048 bytes) is disabled. Otherwise it is enabled

5 DIS_LONG 0,RW Discard Long Packet

Packet length is over 1522byte 4 DIS_CRC 0,RW Discard CRC Error Packet 3 ALL 0,RW Pass All Multicast 2 RUNT 0,RW Pass Runt Packet 1 PRMSC 0,RW Promiscuous Mode 0 RXEN 0,RW RX Enable

14 Final

Version: DM9000-DS-F02

June 26, 2002

Page 15

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.7 RX Status Register ( 06H ) Bit Name Default Description

7 RF 0,RO Runt Frame

It is set to indicate that the size of the received frame is smaller than 64 bytes

6 MF 0,RO Multicast Frame

It is set to indicate that the received frame has a multicast address

5 LCS 0,RO Late Collision Seen

It is set to indicate that a late collision is found during the frame reception

4 RWTO 0,RO Receive Watchdog Time-Out

It is set to indicate that it receives more than 2048 bytes

3 PLE 0,RO Physical Layer Error

It is set to indicate that a physical layer error is found during the frame reception

2 AE 0,RO Alignment Error

It is set to indicate that the received frame ends with a non-byte boundary

1 CE 0,RO CRC Error

It is set to indicate that the received frame ends with a CRC error

0 FOE 0,RO FIFO Overflow Error

It is set to indicate that a FIFO overflow error happens during the frame reception

6.8 Receive Overflow Counter Register ( 07H )

Bit Name Default Description

7 RXFU 0,R/C Receive Overflow Counter Overflow

This bit is set when the ROC has an overflow condition

6:0 ROC 0,R/C Receive Overflow Counter

This is a statistic counter to indicate the received packet count upon FIFO overflow

6.9 Back Pressure Threshold Register (08H) Bit Name Default Description

7:4 BPHW 3H, RW Back Pressure High Water Overflow Threshold. MAC will generate the jam pattern

when RX SRAM free space is lower than this threshold value Default is 3K-byte free space. Please do not exceed SRAM size (1 unit=1K bytes)

3:0 JPT 7H, RW Jam Pattern Time. Default is 200us

bit3 bit2 bit1 bit0 time 0 0 0 0 5us 0 0 0 1 10us 0 0 1 0 15us 0 0 1 1 25us 0 1 0 0 50us 0 1 0 1 100us 0 1 1 0 150us 0 1 1 1 200us 1 0 0 0 250us 1 0 0 1 300us 1 0 1 0 350us 1 0 1 1 400us 1 1 0 0 450us 1 1 0 1 500us 1 1 1 0 550us 1 1 1 1 600us

Final 15

Version: DM9000-DS-F02

June 26, 2002

Page 16

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.10 Flow Control Threshold Register ( 09H ) Bit Name Default Description

7:4 HWOT 3H, RW RX FIFO High Water Overflow Threshold

Send a pause packet with pause_ time=FFFFH when the RX RAM free space is less than this value., If this value is zero, its means no free RX SRAM space. Default is 3K-byte free space. Please do not exceed SRAM size (1 unit=1K bytes)

3:0 LWOT 8H, RW RX FIFO Low Water Overflow Threshold

Send a pause packet with pause_time=0000 when RX SRAM free space is larger than this value. This pause packet is enabled after the high water pause packet is transmitted. Default SRAM free space is 8K-byte. Please do not exceed SRAM size (1 unit=1K bytes)

6.11 RX/TX Flow Control Register ( 0AH )

Bit Name Default Description

7 TXP0 0,RW TX Pause Packet

Auto clears after pause packet transmission completion. Set to TX pause packet with time = 0000h

6 TXPF 0,RW TX Pause packet

Auto clears after pause packet transmission completion. Set to TX pause packet with time = FFFFH

5 TXPEN 0,RW Force TX Pause Packet Enable

Enables the pause packet for high/low water threshold control

4 BKPA 0,RW

3 BKPM 0,RW Back Pressure Mode

2 RXPS 0,R/C RX Pause Packet Status, latch and read clearly 1 RXPCS 0,RO RX Pause Packet Current Status 0FLCE0,RW

Back Pressure Mode This mode is for half duplex mode only. It generates a jam pattern when any packet comes and RX SRAM is over BPHW

This mode is for half duplex mode only. It generates a jam pattern when a packet’s DA matches and RX SRAM is over BPHW

Flow Control Enable Set to enable the flow control mode (i.e. to disable TX function)

6.12 EEPROM & PHY Control Register ( 0BH ) Bit Name Default Description

7:6 RESERVED 0,RO Reserved

5 REEP 0,RW Reload EEPROM. Driver needs to clear it up after the operation completes 4 WEP 0,RW Write EEPROM Enable 3 EPOS 0,RW EEPROM or PHY Operation Select

When reset, select EEPROM; when set, select PHY

2 ERPRR 0,RW EEPROM Read or PHY Register Read Command. Driver needs to clear it up after

the operation completes.

1 ERPRW 0,RW EEPROM Write or PHY Register Write Command. Driver needs to clear it up after

the operation completes.

0 ERRE 0,RO EEPROM Access Status or PHY Access Status

When set, it indicates that the EEPROM or PHY access is in progress

16 Final

Version: DM9000-DS-F02

June 26, 2002

Page 17

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.13 EEPROM & PHY Address Register ( 0CH ) Bit Name Default Description

7:6 PHY_ADR 01,RW PHY Address bit 1 and 0, the PHY address bit [4:2] is force to 0. Force to 01 if

internal PHY is selected

5:0 EROA 0,RW EEPROM Word Address or PHY Register Address

6.14 EEPROM & PHY Data Register (EE_PHY_L：：：：0DH EE_PHY_H：：：：0EH)

Bit Name Default Description

7:0 EE_PHY_L X,RW EEPROM or PHY Low Byte Data

This data is made to write low byte of word address defined in Reg. CH to EEPROM or PHY

7:0 EE_PHY_H X,RW EEPROM or PHY High Byte Data

This data is made to write high byte of word address defined in Reg. CH to EEPROM or PHY

6.15 Wake Up Control Register ( 0FH )

Bit Name Type Description

7:6 RESERVED 0,RO Reserved

5 LINKEN 0,RW When set, it enables Link Status Change Wake up Event

This bit will not be affected after software reset

4 SAMPLEEN 0,RW When set, it enables Sample Frame Wake up Event

This bit will not be affected after software reset

3 MAGICEN 0,RW When set, it enables Magic Packet Wake up Event

This bit will not be affected after software reset

2 LINKST 0,RO When set, it indicates that Link Change and Link Status Change Event occurred

This bit will not be affected after software reset

1 SAMPLEST 0,RO When set, it indicates that the sample frame is received and Sample Frame Event

occurred. This bit will not be affected after software reset

0 MAGICST 0,RO When set, indicates the Magic Packet is received and Magic packet Event

occurred. This bit will not be affected after a software reset

6.16 Physical Address Register ( 10H~15H ) Bit Name Default Description

7:0 PAB5 X,RW Physical Address Byte 5 (15H) 7:0 PAB4 X,RW Physical Address Byte 4 (14H) 7:0 PAB3 X,RW Physical Address Byte 3 (13H) 7:0 PAB2 X,RW Physical Address Byte 2 (12H) 7:0 PAB1 X,RW Physical Address Byte 1 (11H) 7:0 PAB0 X,RW Physical Address Byte 0 (10H)

Final 17

Version: DM9000-DS-F02

June 26, 2002

Page 18

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.17 Multicast Address Register ( 16H~1DH ) Bit Name Default Description

7:0 MAB7 X,RW Multicast Address Byte 7 (1DH) 7:0 MAB6 X,RW Multicast Address Byte 6 (1CH) 7:0 MAB5 X,RW Multicast Address Byte 5 (1BH) 7:0 MAB4 X,RW Multicast Address Byte 4 (1AH) 7:0 MAB3 X,RW Multicast Address Byte 3 (19H) 7:0 MAB2 X,RW Multicast Address Byte 2 (18H) 7:0 MAB1 X,RW Multicast Address Byte 1 (17H) 7:0 MAB0 X,RW Multicast Address Byte 0 (16H)

6.18 General purpose control Register ( 1EH )

Bit Name Default Description

7:4 RESERVED 0,RO Reserved 3:0 GEP_CNTL 0001,RW General Purpose Control

Define the input/output direction of General Purpose Register When a bit is set 1, the direction of correspondent bit of General Purpose Register is output. GPIO0 default is output for POWER_DOWN function. Other defaults are input

6.19 General purpose Register ( 1FH ) Bit Name Default Description

7:4 RESERVED 0,RO Reserved 3:1 GEPIO3-1 0,RW General Purpose

When the correspondent bit of General Purpose Control Register is 1, the value of the bit is reflected to pin GEPIO3-1 When the correspondent bit of General Purpose Control Register is 0, the value of the bit to be read is reflected from correspondent pins of GEPIO3-1 The GEPIOs are mapped to pins GEPIO3 to GEPIO1 respectively

0 GEPIO0 1,RW General Purpose

When the correspondent bit of General Purpose Control Register is 1, the value of the bit is the output to pin GEPIO0 When the correspondent bit of General Purpose Control Register is 0, the value of the bit to be read is reflected from pin GEPIO0. GEPIO0 default output 1 to POWER_DOWN Internal PHY. Driver needs to clear this POWER_DOWN signal by writing “0” when it wants PHY to be active. This default value can be programmed by EEPROM. Please refer to the EEPROM description

6.20 TX SRAM Read Pointer Address Register (22H~23H)

Bit Name Default Description

7:0 TRPAH 00H,RO TX SRAM Read Pointer Address High Byte (23H) 7:0 TRPAL 00H.RO TX SRAM Read Pointer Address Low Byte (22H)

6.21 RX SRAM Write Pointer Address Register (24H~25H)

Bit Name Default Description

7:0 RWPAH 0CH,RO RX SRAM Write Pointer Address High Byte (25H) 7:0 RWPAL 04H.RO RX SRAM Write Pointer Address Low Byte (24H)

18 Final

Version: DM9000-DS-F02

June 26, 2002

Page 19

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.22 Vendor ID Register (28H~29H)

Bit Name Default Description

7:0 VIDH 0AH,RO Vendor ID High Byte (29H) 7:0 VIDL 46H.RO Vendor ID Low Byte (28H)

6.23 Product ID Register (2AH~2BH)

Bit Name Default Description

7:0 PIDH 90H,RO Product ID High Byte (2BH) 7:0 PIDL 00H.RO Product ID Low Byte (2AH)

6.24 Chip Revision Register (2CH)

Bit Name Default Description

7:0 CHIPR 00H,RO CHIP Revision

6.25 Special Mode Control Register ( 2FH )

Bit Name Default Description

7 SM_EN 0,RW Special Mode Enable

6~3 RESERVED 0,RO Reserved

2 FLC 0,RW Force Late Collision 1 FB1 0,RW Force Longest Back-off time 0 FB0 0,RW Force Shortest Back-off time

6.26 Memory Data Read Command without Address Increment Register (F0H) Bit Name Default Description

7:0 MRCMDX X,RO Read data from RX SRAM. After the read of this command, the read pointer of

internal SRAM is unchanged

6.27 Memory Data Read Command with Address Increment Register (F2H) Bit Name Default Description

7:0 MRCMD X,RO Read data from RX SRAM. After the read of this command, the read pointer is

increased by 1,2, or 4, depends on the operator mode (8-bit,16-bit and 32-bit respectively)

6.28 Memory Data Read_address Register (F4H~F5H) Bit Name Default Description

7:0 MDRAH 00H,R/W Memory Data Read_ address High Byte. It will be set to 0Ch, when IMR bit7 =1 7:0 MDRAL 00H,R/W Memory Data Read_ address Low Byte

6.29 Memory Data Write Command without Address Increment Register (F6H) Bit Name Default Description

7:0 MWCMDX X,WO Write data to TX SRAM. After the write of this command, the write pointer is

unchanged

Final 19

Version: DM9000-DS-F02

June 26, 2002

Page 20

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

6.30 Memory data write command with address increment Register (F8H) Bit Name Default Description

7:0 MWCMD X,WO Write Data to TX SRAM

After the write of this command, the write pointer is increased by 1,2, or 4, depends on the operator mode. (8-bit, 16-bit,32-bit respectively)

6.31 Memory data write_address Register (FAH~FBH) Bit Name Default Description

7:0 MDRAH 00H,R/W Memory Data Write_ address High Byte 7:0 MDRAL 00H,R/W Memory Data Write_ address Low Byte

6.32 TX Packet Length Register (FCH~FDH) Bit Name Default Description

7:0 TXPLH X,R/W TX Packet Length High byte 7:0 TXPLL X,,R/W TX Packet Length Low byte

6.33 Interrupt Status Register (FEH)

Bit Name Default Description

7:6 IOMODE 0, RO Bit 7 Bit 6

0 0 16-bit mode 0 1 32-bit mode 1 0 8-bit mode 1 1 Reserved

5~4 RESERVED 0,RO Reserved

3 ROOS 0,RW/C1 Receive Overflow Counter Overflow Latch 2 ROS 0,RW/C1 Rx Overflow Latch 1 PTS 0,RW/C1 Packet Transmitted Latch 0 PRS 0,RW/C1 Packet Received Latch

6.34 Interrupt Mask Register (FFH)

Bit Name Default Description

7 PAR 0,RW Enable the SRAM read/write pointer to automatically return to the start address

when pointer addresses are over the SRAM size. Driver needs to set. When driver sets this bit, REG_F5 will set to 0Ch automatically

6~4 RESERVED 0,RO Reserved

3 ROOM 0,RW Enable Receive Overflow Counter Overflow Latch 2 ROM 0,RW Enable RX Overflow Latch 1 PTM 0,RW Enable Packet Transmitted Latch 0 PRM 0,RW Enable Packet Received Latch

20 Final

Version: DM9000-DS-F02

June 26, 2002

Page 21

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

7. EEPROM Format

name Word offset Description

MAC address 0 0~5 6 Byte Ethernet Address

Auto Load Control 3 6-7 Bit 1:0=01: Update vendor ID and product ID

Bit 3:2=01: Accept setting of WORD6 [8:0] Bit 5:4=01: Accept setting of WORD6 [11:9] Bit 7:6=01: Accept setting of WORD7 [3:0] Bit 9:8=01: Accept setting of WORD7 [6:4] Bit 11:10=01: Accept setting of WORD7 [7] Bit 13:12=01: Accept setting of WORD7 [8] Bit 15:14=01: reserved

Vendor ID 4 8-9 2 byte vendor ID (Default: 0A46H)

Product ID 5 10-11 2 byte product ID (Default: 9000H)

pin control 6 12-13 When word 3 bit [3:2]=01, these bits can control the IOR, IOW and INT pins

polarity. Bit0: Reserved Bit1: IOR pin is active low when set (default: active low) Bit2: IOW pin is active low when set (default: active low) Bit3: INT pin is active low when set (default: active high) Bit4: INT pin s open-collected (default: force output) Bit5: Reserved Bit6: Reserved Bit7: Reserved Bit8: Reserved

When word 3 bit [5:4]=01, the I/O base can be re-configured. Bit11:09: I/O base (default: 300H)

000 : 300H 001 : 310H 010 : 320H 011 : 330H 100 : 340H 101 : 350H 110 : 360H 111 : 370H

Bit15:12: reserved

Wake-up mode control 7 14-15 Depend on the setting of word 3:

Bit0: The WAKEUP pin is active low when set (default: active high) Bit1: The WAKEUP pin is in pulse mode when set (default: level mode) Bit2: magic wakeup event is enabled when set. (default: no)) Bit3: link_change wakeup event is enabled when set (default: no) Bit6:4: reserved Bit7: LED mode 1 (default: 0) Bit8: internal PHY is enabled after power-on (default: no) The GPR bit 0 and the GPIO0 pin are modified from this bit.

Bit15:9: reserved RESERVED 8 16-17 RESERVED 9 18-19

Final 21

Version: DM9000-DS-F02

June 26, 2002

Page 22

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

RESERVED 10 20-21 RESERVED 11 22-23

8. MII Register D escription

ADDName 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

00 CONTROL Reset Loop

01 STATUS T4

02 PHYID1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 03 PHYID2 1 0 1 1 1 0 Model No. Version No. 04 Auto-Neg.

Advertise

05 Link Part.

AbilityLPNext

06 Auto-Neg.

Expansion

16 Specified

Config.BP4B5BBPSCRBPALIGN

17 Specified

Conf/Stat

18 10T

Conf/Stat

TX FDX

Cap.

FLP Rcv

Page

100

FDX

Rsvd LP

Enable

Speed

back

Select

TX HDX

Cap.

HDX10FDX

Ack

100

Cap.

Remote

Fault

LP RF

HBE

Enable

Auto-N

Power

Enable

10 FDX

10 HDX

Cap.

Reserved FC

Reserved LP

BP_AD

POK

10 HDX Reserved PHY ADDR [4:0] Auto-N. Monitor Bit [3:0]

SQUE Enable

Isolate Restart

Down

Cap.

Reserved Pardet

Rsvd TX Rsvd Rsvd Force

JAB

Enable

Auto-N

AdvT4Adv

10T

Serial

Full

Adv

Coll. Test

TX HDX

Adv

100LNK

10 FDX

Duplex

Reserved Pream.

TX FDX

LPT4LP

TX FDXLPTX HDXLP10 FDXLP10 HDX

Reserved

Auto-N

Supr.

Adv

Reserved RPDCTR

Remote

Compl.

10 HDX

Adv

Reserved Polarity

Auto-N

Fault

Cap.

Advertised Protocol Selector Field

Link Partner Protocol Selector Field

LP Next

Fault

Pg Able

Reset

-EN

St. Mch

Link

Status

Next Pg

Able

Pream.

Supr.

Jabber Detect

New Pg

RcvLPAutoN

Sleep mode

Remote

LoopOut

Reverse

Extd Cap.

Cap.

Key to Default

In the register description that follows, the default column takes the form: <Reset Value>, <Access Type> / <Attribute(s)>

Where： <Reset Value>:

1 Bit set to logic one 0 Bit set to logic zero X No default value

(PIN#) Value latched from pin # at reset

<Access Type>:

RO = Read Only RW = Read/Write

<Attribute (s)>:

SC = Self Clearing P = Value Permanently Set LL = Latching Low LH = Latching High

22 Final

Version: DM9000-DS-F02

June 26, 2002

Page 23

DM9000

ISA to Ethern et MAC c ontroll er with i ntegr ated 10/1 00 PHY

8.1 Basic Mode Control Register (BMCR) - 00 Bit Bit Name Default Description

0.15 Reset 0, RW/SC Reset 1=Software reset 0=Normal operation This bit sets the status and controls the PHY registers to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed

0.14 Loopback 0, RW Loopback Loop-back control register 1 = Loop-back enabled 0 = Normal operation In 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 720ms "dead time" before any valid data appears at the MII receive outputs

0.13 Speed selection 1, RW Speed Select 1 = 100Mbps 0 = 10Mbps Link speed may be selected either by this bit or by auto-negotiation. When auto-negotiation is enabled and bit 12 is set, this bit will return to the auto-negotiation selected media type

0.12 Auto-

negotiation

enable

0.11 Power down 0, RW Power Down

0.10 Isolate 0,RW Isolate

0.9 Restart autonegotiation

1, RW Auto-negotiation Enable

1 = Auto-negotiation is enabled, bit 8 and 13 will be in autonegotiation status

While in the power-down state, the PHY should respond to the management transactions. During the transition to power-down state and while in the power-down state, the PHY should not generate spurious signals on the MII 1=Power down 0=Normal operation

1 = Isolates the PHY from the MII with the exception of the serial management. (When this bit is asserted, the PHY does not respond to the TXD [0:3], TX_EN, and TX_ER inputs, and it shall present a high impedance on its TX_CLK, RX_CLK, RX_DV, RX_ER, RXD[0:3], COL and CRS outputs. When PHY is isolated from the MII it shall respond to the management transactions) 0 = Normal operation

0,RW/SC Restart Auto-negotiation

1 = Restart auto-negotiation. Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning a value of 1 until autonegotiation is initiated by the PHY. The operation of the autonegotiation process will not be affected by the management entity that clears this bit 0 = Normal operation

Final 23

Version: DM9000-DS-F01

April 12, 2002

Page 24

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

0.8 Duplex mode 1,RW Duplex Mode

1 = Full duplex operation. Duplex selection is allowed when Autonegotiation is disabled (bit 12 of this register is cleared). With enabled auto-negotiation, this bit reflects the duplex capability selected by auto-negotiation 0 = Normal operation

0.7 Collision test 0,RW Collision Test

1 = Collision test is enabled. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN 0 = Normal operation

0.6-0.0 RESERVED 0,RO Reserved Write as 0, ignore on read

8.2 Basic Mode Status Register (BMSR) - 01 Bit Bit Name Default Description

1.15 100BASE-T4 0,RO/P 100BASE-T4 Capable 1 = Able to perform in 100BASE-T4 mode 0 = Not able to perform in 100BASE-T4 mode

1.14 100BASE-TX

full duplex

1.13 100BASE-TX

half duplex

1.12 10BASE-T

full duplex

1.11 10BASE-T

half duplex

1.10-1.7 RESERVED 0,RO Reserved

1.6 MF preamble suppression

1.5 Auto-

negotiation

Complete

1.4 Remote fault 0,

1.3 Auto-

negotiation

Ability

1.2 Link status 0,RO/LL Link Status

1,RO/P 100BASE-TX Full Duplex Capable

1 = Able to perform 100BASE-TX in full duplex mode 0 = Not able to perform 100BASE-TX in full duplex mode

1,RO/P 100BASE-TX Half Duplex Capable

1 = Able to perform 100BASE-TX in half duplex mode 0 = Not able to perform 100BASE-TX in half duplex mode

1,RO/P 10BASE-T Full Duplex Capable

1 = Able to perform 10BASE-T in full duplex mode 0 = Not able to perform 10BASE-TX in full duplex mode

1,RO/P 10BASE-T Half Duplex Capable

1 = Able to perform 10BASE-T in half duplex mode 0 = Not able to perform 10BASE-T in half duplex mode

Write as 0, ignore on read

0,RO MII Frame Preamble Suppression

1 = PHY will accept management frames with preamble suppressed 0 = PHY will not accept management frames with preamble suppressed

0,RO Auto-negotiation Complete

1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed Remote Fault

0,RO/LH

1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is specific PHY implementation. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05) is set 0 = No remote fault condition detected

1,RO/P Auto Configuration Ability

1 = Able to perform auto-negotiation 0 = Not able to perform auto-negotiation

1 = Valid link is established (for either 10Mbps or 100Mbps

24 Final

Version: DM9000-DS-F02

June 26, 2002

Page 25

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

operation) 0 = Link is not established The link status bit is implemented with a latching function, so that the occurrence of a link failure condition causes the link status bit to be, and remain cleared until it is read via the management interface

1.1 Jabber detect 0,

RO/LH

1.0 Extended

1,RO/P

capability

8.3 PHY ID Identifier Register #1 (PHYID1) - 02

The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9000. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E

Jabber Detect 1 = Jabber condition detected 0 = No jabber This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a PHY reset. This bit works only in 10Mbps mode Extended Capability 1 = Extended register capable 0 = Basic register capable only

Bit Bit Name Default Description

2.15-2.0 OUI_MSB <0181H> OUI Most Significant Bits Bit 3 to 18 of the OUI (00606E) are mapped to bit 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bit 1 and 2)

8.4 PHY Identifier Register #2 (PHYID2) - 03 Bit Bit Name Default Description

3.15-3.10 OUI_LSB <101110>, RO/P

OUI Least Significant Bits Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register respectively

3.9-3.4 VNDR_MDL <001100>, RO/P

Vendor Model Number Six bits of vendor model number mapped to bit 9 to 4 (most significant bit to bit 9)

3.3-3.0 MDL_REV <0000>, RO/P

Model Revision Number Four bits of vendor model revision number mapped to bit 3 to 0 (most significant bit to bit 3)

Final 25

Version: DM9000-DS-F02

June 26, 2002

Page 26

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

8.5 Auto-negotiation Advertisement Register (ANAR) - 04

This register contains the advertised abilities of this DM9000 device as they will be transmitted to its link partner during Auto-negotiation.

Bit Bit Name Default Description

4.15 NP 0,RO/P Next Page Indication 0 = No next page available 1 = Next page available The PHY has no next page, so this bit is permanently set to 0

4.14 ACK 0,RO Acknowledge 1 = Link partner ability data reception acknowledged 0 = Not acknowledged The PHY's auto-negotiation state machine will automatically control this bit in the outgoing FLP bursts and set it at the appropriate time during the auto-negotiation process. Software should not attempt to write to this bit

4.13 RF 0, RW Remote Fault 1 = Local device senses a fault condition 0 = No fault detected

4.12-4.11 RESERVED X, RW Reserved Write as 0, ignore on read

4.10 FCS 0, RW Flow Control Support 1 = Controller chip supports flow control ability 0 = Controller chip doesn’t support flow control ability

4.9 T4 0, RO/P 100BASE-T4 Support 1 = 100BASE-T4 is supported by the local device 0 = 100BASE-T4 is not supported The PHY does not support 100BASE-T4 so this bit is permanently set to 0

4.8 TX_FDX 1, RW 100BASE-TX Full Duplex Support 1 = 100BASE-TX full duplex is supported by the local device 0 = 100BASE-TX full duplex is not supported

4.7 TX_HDX 1, RW 100BASE-TX Support 1 = 100BASE-TX is supported by the local device 0 = 100BASE-TX is not supported

4.6 10_FDX 1, RW 10BASE-T Full Duplex Support 1 = 10BASE-T full duplex is supported by the local device 0 = 10BASE-T full duplex is not supported

4.5 10_HDX 1, RW 10BASE-T Support 1 = 10BASE-T is supported by the local device 0 = 10BASE-T is not supported

4.4-4.0 Selector <00001>, RW Protocol Selection Bits These bits contain the binary encoded protocol selector supported by this node <00001> indicates that this device supports IEEE 802.3 CSMA/CD

26 Final

Version: DM9000-DS-F02

June 26, 2002

Page 27

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05

This register contains the advertised abilities of the link partner when received during Auto-negotiation

Bit Bit Name Default Description

5.15 NP 0, RO Next Page Indication 0 = Link partner, no next page available 1 = Link partner, next page available

5.14 ACK 0, RO Acknowledge 1 = Link partner ability data reception acknowledged 0 = Not acknowledged The PHY's auto-negotiation state machine will automatically control this bit from the incoming FLP bursts. Software should not attempt to write to this bit

5.13 RF 0, RO Remote Fault 1 = Remote fault indicated by link partner 0 = No remote fault indicated by link partner

5.12-5.11 RESERVED X, RO Reserved Write as 0, ignore on read

5.10 FCS 0, RW Flow Control Support 1 = Controller chip supports flow control ability by link partner 0 = Controller chip doesn’t support flow control ability by link partner

5.9 T4 0, RO 100BASE-T4 Support 1 = 100BASE-T4 is supported by the link partner 0 = 100BASE-T4 is not supported by the link partner

5.8 TX_FDX 0, RO 100BASE-TX Full Duplex Support 1 = 100BASE-TX full duplex is supported by the link partner 0 = 100BASE-TX full duplex is not supported by the link partner

5.7 TX_HDX 0, RO 100BASE-TX Support 1 = 100BASE-TX half duplex is supported by the link partner 0 = 100BASE-TX half duplex is not supported by the link partner

5.6 10_FDX 0, RO 10BASE-T Full Duplex Support 1 = 10BASE-T full duplex is supported by the link partner 0 = 10BASE-T full duplex is not supported by the link partner

5.5 10_HDX 0, RO 10BASE-T Support 1 = 10BASE-T half duplex is supported by the link partner 0 = 10BASE-T half duplex is not supported by the link partner

5.4-5.0 Selector <00000>, RO Protocol Selection Bits Link partner’s binary encoded protocol selector

8.7 Auto-negotiation Expansion Register (ANER)- 06

6.15-6.5 RESERVED X, RO Reserved Write as 0, ignore on read

6.4 PDF 0, RO/LH Local Device Parallel Detection Fault PDF = 1: A fault detected via parallel detection function. PDF = 0: No fault detected via parallel detection function

6.3 LP_NP_ABLE 0, RO Link Partner Next Page Able LP_NP_ABLE = 1: Link partner, next page available LP_NP_ABLE = 0: Link partner, no next page

6.2 NP_ABLE 0,RO/P Local Device Next Page Able

Final 27

Version: DM9000-DS-F02

June 26, 2002

Page 28

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

NP_ABLE = 1: next page available NP_ABLE = 0: no next page

6.1 PAGE_RX 0, RO/LH New Page Received A new link of code-word page received. This bit will be automatically cleared when the register (register 6) is read by management

6.0 LP_AN_ABLE 0, RO Link Partner Auto-negotiation Able A “1” in this bit indicates that the link partner supports Autonegotiation

8.8 DAVICOM Specified Configuration Register (DSCR) - 16 Bit Bit Name Default Description

16.15 BP_4B5B 0, RW Bypass 4B5B Encoding and 5B4B Decoding 1 = 4B5B encoder and 5B4B decoder function bypassed 0 = Normal 4B5ccccccccB and 5B4B operation

16.14 BP_SCR 0, RW Bypass Scrambler/Descrambler Function 1 = Scrambler and descrambler function bypassed 0 = Normal scrambler and descrambler operation

16.13 BP_ALIGN 0, RW Bypass Symbol Alignment Function 1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed 0 = Normal operation

16.12 BP_ADPOK 0, RW Bypass ADPOK Force signal detector (SD) active. This register is for debug only, not release to customers. 1=Force SD is OK 0=Normal operation

16.11 RESERVED 0, RO Reserved Write as 0, ignore on read

16.10 TX 1, RO 100BASE-TX 1 = 100BASE-TX operation 0 = Reserved

16.9 RESERVED 0, RO Reserved

16.8 RESERVED 0, RO Reserved Write as 0, ignore on read

16.7 F_LINK_100 0, RW Force Good Link in 100Mbps 0 = Normal 100Mbps operation 1 = Force 100Mbps good link status This bit is useful for diagnostic purposes

16.6 RESERVED 0, RO

16.5 RESERVED 0, RO

16.4 RPDCTR-EN 1, RW

16.3 SMRST 0, RW

Reserved Write as 0, ignore on read Reserved Write as 0, ignore on read Reduced Power Down Control Enable This bit is used to enable automatic reduced power down 0: Disable automatic reduced power down 1: Enable automatic reduced power down Reset State Machine When writes 1 to this bit, all state machines of PHY will be reset.

28 Final

Version: DM9000-DS-F02

June 26, 2002

Page 29

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

This bit is self-clear after reset is completed

16.2 MFPSC 0, RW

16.1 SLEEP 0, RW Sleep Mode

16.0 RLOUT 0, RW

8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 17 Bit Bit Name Default Description

17.15 100FDX 1, RO 100M Full Duplex Operation Mode

17.14 100HDX 1, RO 100M Half Duplex Operation Mode

17.13 10FDX 1, RO 10M Full Duplex Operation Mode

17.12 10HDX 1, RO 10M Half Duplex Operation Mode

17.11-

RESERVED 0, RO Reserved

17.9

17.8-17.4 PHYADR[4:0] (PHYADR),RWPHY Address Bit 4:0

17.3-17.0 ANMB[3:0] 0, RO Auto-negotiation Monitor Bits

MF Preamble Suppression Control MII frame preamble suppression control bit 1 = MF preamble suppression bit on 0 = MF preamble suppression bit off

Writing a 1 to this bit will cause PHY to enter the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0), the configuration will go back to the state before sleep; but the state machine will be reset

Remote Loopout Control When this bit is set to 1, the received data will loop out to the transmit channel. This is useful for bit error rate testing

After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M full duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode

After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M half duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode

After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M Full Duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode

After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M half duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode

Write as 0, ignore on read

The first PHY address bit transmitted or received is the MSB of the address (bit 4). A station management entity connected to multiple PHY entities must know the appropriate address of each PHY

These bits are for debug only. The auto-negotiation status will be written to these bits

Final 29

Version: DM9000-DS-F02

June 26, 2002

Page 30

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

B3 b2 b1 b0

0 0 0 0 In IDLE State 0001Ability Match 0 0 1 0 Acknowledge Match 0 0 1 1 Acknowledge Match Fail 0 1 0 0 Consistency Match 0 1 0 1 Consistency Match Fail 0 1 1 0 Parallel Detects Signal_ link_ ready 0 1 1 1 Parallel Detects Signal_ link_ ready Fail 1 0 0 0 Auto-negotiation Completed Successfully

8.10 10BASE-T Configuration/Status (10BTCSR) - 18 Bit Bit Name Default Description

18.15 RESERVED 0, RO Reserved Write as 0, ignore on read

18.14 LP_EN 1, RW Link Pulse Enable 1 = Transmission of link pulses enabled 0 = Link pulses disabled, good link condition forced This bit is valid only in 10Mbps operation

18.13 HBE 1,RW Heartbeat Enable 1 = Heartbeat function enabled 0 = Heartbeat function disabled When the PHY is configured for full duplex operation, this bit will be ignored (the collision/heartbeat function is invalid in full duplex mode)

18.12 SQUELCH 1, RW Squelch Enable 1 = normal squelch 0 = low squelch

18.11 JABEN 1, RW Jabber Enable Enables or disables the Jabber function when the PHY is in 10BASE-T full duplex or 10BASE-T transceiver loopback mode 1 = Jabber function enabled 0 = Jabber function disabled

18.10-

18.1

18.0 POLR 0, RO Polarity reversed

RESERVED 0, RO Reserved

Write as 0, ignore on read

When this bit is set to 1, it indicates that the 10Mbps cable polarity is reversed. This bit is set and cleared by 10BASE-T module automatically

30 Final

Version: DM9000-DS-F02

June 26, 2002

Page 31

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

9. Functional Description

9.1 Host Interface

The host interface is the ISA BUS compatible mode. There are eight IO bases, which are 300H, 310H, 320H, 330H, 340H, 350H, 360H, and 370H. The IO base is latched from strap pins or loaded from the EEPROM.

There are only two addressing ports through the access of the host interface. One port is the INDEX port and the other is the DATA port. The INDEX port is decoded by the pin CMD =0 and the DATA port by the pin CMD =1. The contents of the INDEX port are the register address of the DATA port. Before the access of any register, the address of the register must be saved in the INDEX port.

9.2 Direct Memory Access Control

The DM9000 provides DMA capability to simplify the access of the internal memory. After the programming of the starting address of the internal memory and then issuing a dummy read/write command to load the current data to internal data buffer, the desired location of the internal memory can be accessed by the read/write command registers. The memory’s address will be increased with the size that equals to the current operation mode (i.e. the 8-bit, 16-bit or 32bit mode) and the data of the next location will be loaded into internal data buffer automatically. It is noted that the data of the first access (the dummy read/write command) in a sequential burst should be ignored because that the data was the contents of the last read/write command.

The internal memory size is 16K bytes. The first location of 3K bytes is used for the data buffer of the packet transmission. The other 13K bytes are used for the buffer of the receiving packets. So in the write memory operation, when the bit 7 of IMR is set, the memory address increment will wrap to location 0 if the end of address (i.e. 3K) is reached. In a similar way, in the read memory operation, when the bit 7 of IMR is set, the memory address increment will wrap to

location 0x0C00 if the end of address (i.e. 16K) is reached.

9.3 Packet Transmission

There are two packets, sequentially named as index I and index II, can be stored in the TX SRAM at the same time. The TX Control Register (02h) controls the insertion of CRC and pads. Their statuses are recorded at TX Status Register I (03h) and TX Status Register II (04h) respectively.

The start address of transmission is 00h and the current packet is index I after software or hardware reset. Firstly write data to the TX SRAM using the DMA port and then write the byte count to byte_ count register at TX Packet Length Register (0fch/0fdh). Set the bit 0 of TX Control Register (02h). The DM9000 starts to transmit the index I packet. Before the transmission of the index I packet ends, the data of the next (index II) packet can be moved to TX SRAM. After the index I packet ends the transmission, write the byte count data of the index II to BYTE_COUNT register and then set the bit 0 of TX Control Register (02h) to transmit the index II packet. The following packets, named index I, II, I, II,…, use the same way to be transmitted.

9.4 Packet Reception

The RX SRAM is a ring data structure. The start address of RX SRAM is 0C00h after software or hardware reset. Each packet has a 4-byte header followed with the data of the reception packet which CRC field is included. The format of the 4-byte header is 01h, status, BYTE_COUNT low, and BYTE_COUNT high. It is noted that the start address of each packet is in the proper address boundary which depends on the operation mode (the 8-bit, 16bit or 32-bit mode ).

Final 31

Version: DM9000-DS-F02

June 26, 2002

Page 32

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

9.5 100Base-TX Operation

The block diagram in figure 3 provides an overview of the functional blocks contained in the transmit section. The transmitter section contains the following functional blocks:

- 4B5B Encoder

- Scrambler

- Parallel to Serial Converter

- NRZ to NRZI Converter

- NRZI to MLT-3

- MLT-3 Driver

9.5.1 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101

00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

9.5.3 Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block

9.5.4 NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base

-TX transmission over Category-5 unshielded twisted pair cable.

9.5.5 MLT-3 Converter

The MLT-3 conversion is accomplished by converting the data stream output, from the NRZI encoder into two binary data streams, with alternately phased logic one event.

The DM9000 includes a Bypass 4B5B conversion

9.5.6 MLT-3 Driver

option within the 100Base-TX Transmitter for support of applications like 100 Mbps repeaters which do not require 4B5B conversion.

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and

9.5.2 Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media

alternately drives either side of the transmit transformer’s primary winding, resulting in a minimal current MLT-3 signal. Refer to figure 4 for the block diagram of the MLT-3 converter.

connector and on the twisted pair cable in 100BaseTX operation.

32 Final

Version: DM9000-DS-F02

June 26, 2002

Page 33

9.5.7 4B5B Code Group

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Symbol Meaning 4B code

3210

0 Data 0 0000 11110 1 Data 1 0001 01001 2 Data 2 0010 10100 3 Data 3 0011 10101 4 Data 4 0100 01010 5 Data 5 0101 01011 6 Data 6 0110 01110 7 Data 7 0111 01111 8 Data 8 1000 10010 9 Data 9 1001 10011 A Data A 1010 10110

B Data B 1011 10111 C Data C 1100 11010 D Data D 1101 11011 E Data E 1110 11100 F Data F 1111 11101

I Idle undefined 11111

J SFD (1) 0101 11000 K SFD (2) 0101 10001 T ESD (1) undefined 01101 R ESD (2) undefined 00111 H Error undefined 00100

5B Code

43210

V Invalid undefined 00000 V Invalid undefined 00001 V Invalid undefined 00010 V Invalid undefined 00011 V Invalid undefined 00101 V Invalid undefined 00110 V Invalid undefined 01000 V Invalid undefined 01100 V Invalid undefined 10000 V Invalid undefined 11001

Table 1

Final 33

Version: DM9000-DS-F02

June 26, 2002

Page 34

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

9.6 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data that is then provided to the MII. The receive section contains the following functional blocks:

- Signal Detect

- Digital Adaptive Equalization

- MLT-3 to Binary Decoder

- Clock Recovery Module

- NRZI to NRZ Decoder

- Serial to Parallel

- Descrambler

- Code Group Alignment

- 4B5B Decoder

signal independent of the

9.6.3 MLT-3 to NRZI Decoder

The DM9000 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data. The relationship between NRZI and MLT-3 data is shown in figure 4.

9.6.4 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125Mhz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.

cable length.

9.6.1 Signal Detect

The signal detect function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

9.6.2 Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received

9.6.5 NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder, receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

9.6.6 Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

9.6.7 Descrambler

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.

34 Final

Version: DM9000-DS-F02

June 26, 2002

Page 35

DM9000

ISA to Ethern et MAC c ontroll er with i ntegr ated 10/1 00 PHY

9.6.8 Code Group Alignment

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected, and subsequent data is aligned on a fixed boundary.

9.6.9 4B5B Decoder

Collision detection is disabled in Full Duplex operation.

9.9 Carrier Sense

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during receive operations.

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups receive the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.

9.7 10Base-T Operation

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM9000 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented to the MII interface in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format to present to the MII interface.

9.8 Collision Detection

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. When a collision is detected, it will be reported by the COL signal on the MII interface.

9.10 Auto-Negotiation

The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The AutoNegotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.

Auto-negotiation also provides a parallel detection function for devices that do not support the Autonegotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.

Final 35

Version: DM9000-DS-F01

April 12, 2002

Page 36

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

9.11 Power Reduced Mode

The Signal detect circuit is always turned to monitor whether there is any signal on the media (cable disconnected). The DM9000 automatically turns off the power and enters the Power Reduced mode, whether its operation mode is Nway or force mode. When enters the Power Reduced mode, the transmit circuit still sends out fast link pules with minimum power consumption. If a valid signal is detected from the media, which might be N-ways fast link pules, 10Base-T normal link pules, or 100Base-TX MLT3 signals, the device will wake up and resume a normal operation mode.

That can be writing Zero to Reg.16.4 of MII register to disable Power Reduced mode.

9.11.1 Power Down Mode

The Reg.0.11 of MII register can be set high to enter the Power Down mode, which disables all transmit, receive functions and MII interface functions, except the MDC/MDIO management interface.

9.11.2 Reduced Transmit Power Mode

The additional Transmit power reduction can be gained by designing with 1.25:1 turns ration magnetic on its TX side and using a 8.5KΩ resistor on BGRES

and AGND pins, and the TXO+/TXO- pulled high resistors should be changed from 50 Ω to 78 Ω.

This configuration could be reduced about 20% transmit power.

36 Final

Version: DM9000-DS-F02

June 26, 2002

Page 37

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

10. DC and AC Electrical Characteristics

10.1 Absolute Maximum Ratings ( 25°°°°C )

Symbol Parameter Min. Max. Unit Conditions

DVDD AVDD Supply Voltage -0.3 3.6 V

VIN DC Input Voltage (VIN) -0.5 5.5 V

VOUT DC Output Voltage(VOUT) -0.3 3.6 V

Tstg Storage Temperature Rang (Tstg) -65 +150

Tc Case Temperature 0 85 LT Lead Temp. (TL, Soldering, 10 sec.) --- 235

ESD ESD rating (Rzap=1.5k Czap=100PF) 3000 V Human Body Mode

10.2 Operating Conditions Symbol Parameter Min. Max. Unit Conditions

DVDD,AVDD Supply Voltage 3.135 3.465 V

(Power Dissipation)

100BASE-TX --- 100 mA 3.3V 10BASE-T TX --- 85 mA 3.3V 10BASE-T idle --- 44 mA 3.3V Auto-negotiation --- 60 mA 3.3V Power Reduced Mode(without cable) --- 20 mA 3.3V Power Down Mode --- 10 mA 3.3V

°C °C °C

Air Flow = 0m/min

EIAJ-4701

J-STD-020A

Comments

Stresses above, which are listed under “Absolute Maximum Ratings”, may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above, which indicated in the operational

sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the reliability of the device.

Final 37

Version: DM9000-DS-F02

June 26, 2002

Page 38

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

10.3 DC Electrical Characteristics (VDD = 3.3V)

Symbol Parameter M in. Typ. Max. Unit Conditions

Inputs

VIL Input Low Voltage - - 0.8 V

VIH Input High Voltage 2.0 - - V

IIL Input Low Leakage Current -1 - - uA VIN = 0.0V IIH Input High Leakage Current - - 1 uA VIN = 3.3V

Outputs

VOL Output Low Voltage - - 0.4 V IOL = 4mA VOH Output High Voltage 2.4 - - V IOH = -4mA

Receiver

VICM RX+/RX- Common Mode Input

Voltage

Transmitter

VTD100 100TX+/- Differential Output

Voltage VTD10 10TX+/- Differential Output Voltage 4.4 5 5.6 V Peak to Peak ITD100 100TX+/- Differential Output

Current

ITD10 10TX+/- Differential Output Current │44││50││56│ mA Absolute Value

-0.9- V

100 Ω Termination

Across

1.9 2.0 2.1 V Peak to Peak

│19││20││21│ mA Absolute Value

38 Final

Version: DM9000-DS-F02

June 26, 2002

Page 39

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

10.4 AC Electrical Characteristics & Timing Waveforms

10.4.1 TP Interface Symbol Parameter Min. Typ. Max. Unit Conditions

tTR/F 100TX+/- Differential Rise/Fall Time 3.0 - 5.0 ns

tTM 100TX+/- Differential Rise/Fall Time

Mismatch

tTDC 100TX+/- Differential Output Duty Cycle

Distortion

tT/T 100TX+/- Differential Output Peak-to-Peak

Jitter

XOST 100TX+/- Differential Voltage Overshoot 0 - 5 %

10.4.2 Oscillator/Crystal Timing Symbol Parameter Min. Typ. Max. Unit Conditions

tCKC TCKC 39.998 40 40.002 ns 50ppm

tPWH TCKC 16 20 24 ns

tPWL OSC Pulse Width Low 16 20 24 ns

0-0.5ns

0-1.4ns

10.4.3 Processor Register Read Timing

T5T1

→

←

→

←

→

Note 1.2

AEN,SA

IOR

IO16,IO32

,CMD

→← ←

←

←→

→

Symbol Parameter Min. Typ. Max. Unit

T1 System address valid to IOR valid 5 ns T2 IOR width 22 ns T3 SD Setup time 10 ns T4 IOR invalid to SD invalid 4 ns T5 IOR invalid to system address invalid 5 ns T6

IOR invalid to next IOR valid （access DM9000）

80 ns

T7 System address valid to IO16,IO32 valid 5 ns T8 System address invalid to IO16, IO32 invalid 5 ns

Final 39

Version: DM9000-DS-F02

June 26, 2002

Page 40

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Note：

：

：：

1. The IO16 is valid when the SD bus width is 16-bit or

32-bit, and the system address is data port (i.e. CMD is high) and the value of address port is memory data register index.（ex. F0H, F2H, F6H or F8H）

10.4.4 Processor Register Write Timing

2. The IO32 is valid when the SD bus width is 32-bit, the system address is data port (i.e. CMD is high) and the value of address port is memory data

←→

←

→

AEN,SA

IOW

,CMD

→

←

∫∫

→

IO16,IO32

←

→→←

Symbol Parameter Min. Typ. Max. Unit

T1 System Address Valid to IOW Valid 5 ns T2 IOW Width 22 ns T3 SD Setup Time 22 ns T4 SD Hold Time 5 ns T5 IOW Invalid to System Address Invalid 5 ns T6 T7 System Address Valid to IO16, IO32 Valid 5 ns T8 System Address Invalid to IO16, IO32 Invalid 5 ns

IOW Invalid to Next IOW validaccess DM9000）

→

Note1.2

←

84 ns

Note：

：

：：

1. The IO16 is valid when the SD bus width is 16-bit or 32-bit and system address is data port (i.e. CMD is high) and the value of address port is memory data register index (ex. F0H, F2H, F6H or F8H）

40 Final

2. The IO32 is valid when the SD bus width is 32-bit and system address is data port (i.e. CMD is high) and the value of address port is memory data

Version: DM9000-DS-F02

June 26, 2002

Page 41

DM9000

10.4.5 External MII Interface Transmit Timing

TXCK

TXEN

←

→

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

∫

←

∫

∫∫

→

TXD[3:0]

Symbol Parameter Min. Typ. Max. Unit

T1 T2

10.4.6 External MII Interface Receive Timing

TXEN,TXD[3：0] Setup Time TXEN,TXD[3：0] Hold Time

∫∫

32 ns

8ns

RXCK

∫∫

RXER,RXDV

←←→→

RXD[3:0]

Symbol Parameter Min. Typ. Max. Unit

T1 T2

Final 41

Version: DM9000-DS-F02

June 26, 2002

RXER, RXDV,RXD[3：0] Setup Time RXER, RXDV,RXD[3：0] Hold Time

∫∫

5ns 5ns

Page 42

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

10.4.7 MII Management Interface Timing

←

→

MDC

MDIO (drive by DM9601)

→

←

MDIO (drive by externcl MII)

→

Symbol Parameter Min. Typ. Max. Unit

T1 MDC Frequency 2 Mhz T2 MDIO by DM9000 Setup Time 187 ns T3 MDIO by DM9000 Hold Time 313 ns T4 MDIO by External MII Setup Time 40 ns T5 MDIO by External MII Hold Time 40 ns

→

←

10.4.8 EEPROM Interface Timing

→

←

EESS

EECK

EEDO

→

←

→

∫∫

←→

→

←

EEDI

→

Symbol Parameter Min. Typ. Max. Unit

T1 EECK Frequency 0.375 Mhz T2 EECS Setup Time 500 ns T3 EECS Hold Time 2166 ns T4 EEDO Setup Time 480 ns T5 EEDO Hold Time 2200 ns T6 EEDI Setup Time 80 ns T7 EEDI Hold Time 80 ns

←

42 Final

Version: DM9000-DS-F02

June 26, 2002

Page 43

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Final 43

Version: DM9000-DS-F02

June 26, 2002

Page 44

DM9000

11. Application Not es

11.1 Network Interface Signal Routing

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Place the transformer as close as possible to the RJ-45 connector. Place all the 50 Ω resistors as close as

possible to the DM9000 RXI± and TXO± pins. Traces routed from RXI± and TXO± to the transformer should run in close pairs directly to the transformer. The designer

should be careful not to cross the transmit and receive pairs. As always, vias should be avoided as much as possible. The network interface should be void of any signals other than the TXO± and RXI± pairs between the RJ-45 to the

transformer and the transformer to the DM9000.. There should be no power or ground planes in the area under the

11.2 10Base-T/100Base-TX Application

RXI+

RXI-

DM9000

TX0+

TX0-

50Ω

Ω

3.3V AVDD

50Ω

AGND

0.1µF

AGND

0.1µF

3.3V AVCC

AGND

network side of the transformer to include the area under the RJ-45 connector. (Refer to Figure 4 and 5) Keep chassis ground away from all active signals. The RJ-45 connector and any unused pins should be tied to chassis ground through a resistor divider network and a 2KV bypass capacitor.

The Band Gap resistor should be placed as physically close as pins 25 and 26 as possible (refer to Figure 1 and 2). The designer should not run any high-speed signal near the Band Gap resistor placement.

Transformer

1:1

RJ45

BGRES

BGGND

0.1µF

AGND

6.8KΩ, 1%

75Ω

Ω

Chasis GND

0.1µF/2KV

Ω

Figure 11-1

44 Final

Version: DM9000-DS-F02

June 26, 2002

Page 45

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

11.3 10Base-T/100Base-TX (Power Reduction Application)

DM9000

BGGND

RXI+

RXI-

TX+

TX0-

BGRES

78Ω

Ω

3.3V AVDD

78Ω

AGND

3.3V AVCC

8.5KΩ, 1%

0.1µF

AGND

0.1µF

AGND

0.1µF

Transformer

1:1

1.25:1

75Ω

Ω

Chasis GND

Ω

0.1µF/2KV or 0.01µF/ 2KV

RJ45

Figure 11-2

Final 45

Version: DM9000-DS-F02

June 26, 2002

Page 46

DM9000

11.4 Power Decoupling Capacitors

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Davicom Semiconductor recommends placing all the decoupling capacitors for all power supply pins as close as possible to the power pads of the DM9000 (The best placed distance is < 3mm from pin). The recommended

DM9000

decoupling capacitor is 0.1μF or 0.01μF, as required by the design layout.

352827

Figure 11-3

46 Final

Version: DM9000-DS-F02

June 26, 2002

Page 47

11.5 Ground Plane Lay out

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Davicom Semiconductor recommends a single ground plane approach to minimize EMI. Ground plane partitioning can cause increased EMI emissions that could make the

network interface card not comply with specific FCC regulations (part 15). Figure 4 shows a recommended ground layout scheme.

Figure 11-4

Final 47

Version: DM9000-DS-F02

June 26, 2002

Page 48

DM9000

11.6 Power Plane Partitionin g

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

The power planes should be approximately illustrated in Figure 5. The ferrite bead used should perform an impedance at least 75Ω at 100MHz. A suitable bead is

the Panasonic surface mound bead, part number

EXCCL4532U or equivalent. A 10μF electrolytic bypass capacitors should be connected between VDD and Ground

at the device side of each of the ferrite bead.

Figure 11-5

48 Final

Version: DM9000-DS-F02

June 26, 2002

Page 49

DM9000

11.7 Magnetics Selection Guide

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

Refer to Table 2 for transformer requirements. Transformers, meeting these requirements, are available from a variety of magnetic manufacturers. Designers should test and qualify all magnetics before

Manufacturer Part Number Pulse Engineering

PE-68515, H1078, H1012 H1102

Delta YCL Halo

LF8200, LF8221x 20PMT04, 20PMT05 TG22-3506ND, TD22-3506G1, TG22S010ND TG22-S012ND

Nano Pulse Inc.

NPI 6181-37, NPI 6120-30, NPI 6120-37 NPI 6170-30

Fil-Mag Bel Fuse Valor Macronics

PT41715 S558-5999-01 ST6114, ST6118 HS2123, HS2213

Table 2

11.8 Crystal Selection Guide

A crystal can be used to generate the 25MHz reference clock instead of a oscillator. The crystal must be a fundamental type, and series-resonant.

using them in an application. The transformers listed in Table 2 are electrical equivalents, but may not be pin-to-pin equivalents.

Connects to X1_25M and X2_25M, and shunts each crystal lead to ground with a 22pf capacitor (see figure

6).

X2_25M

21 22

Y1 25M

22pf

AGND AGND

X1_25M

C19 22pf

Figure 11-6

Crystal Circuit Diagram

Final 49

Version: DM9000-DS-F02

June 26, 2002

Page 50

DM9000

11.9 Application of reverse MII

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

RXCLK

TXCLK

RXD0 RXD1 RXD2 RXD3

TXD0

TXD1

DM9000

TXD2

TXD3 RXDV TXEN

CRS

COL

RXER

MDC

MDIO

Reverse MII

Link Full Mode (Reverse MII

TXCLK RXCLK TXD0

TXD1 TXD2

TXD3

RXD0 RXD1

SWITCH

RXD2

RXD3 TXEN

RXDV CRS

COL RXER TXER

MDC MDIO

HUB

Normal MII

Normal MII)

Figure 11-7

Note: When operating DM9000 at Reverse MII mode, pin 87 is pulled high . At this application, the txclk , col and crs pins will be changed from input to output.

50 Final

Version: DM9000-DS-F02

June 26, 2002

Page 51

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

12. Package Information

12.1 LQFP 100L Outline Dimensions Unit: Inches/mm

DDDD

5175

100

1 25

See Detail F

Seating Plane

Symbol Dimensions In Inches Dimensions In mm

DDDD

1111

A 0.063 Max. 1.60 Max.

A1 A2

b 0.009

c 0.006

0.004 ± 0.002 0.1 ± 0.05

0.055 ± 0.002 1.40 ± 0.05

± 0.002 ± 0.002

0.22

0.15

± 0.05 ± 0.05

D 0.551 ± 0.005 14.00 ± 0.13 E 0.551 ± 0.005 14.00 ± 0.13

0.020 BSC. 0.50 BSC.

F 0.481 NOM. 12.22 NOM.

GD 0.606 NOM. 15.40 NOM.

HD 0.630 ± 0.006 16.00 ± 0.15 HE

0.630 ± 0.006 16.00 ± 0.15

L 0.024 ± 0.006 0.60 ± 0.15

0.039 Ref. 1.00 Ref.

y 0.004 Max. 0.1 Max.

θ 0° ~ 12° 0° ~ 12°

DDDD

Detail F

Notes:

1. Dimension D & E do not include resin fins.

2. Dimension GD is for PC Board surface mount pad pitch design reference only.

3. All dimensions are based on metric system.

Final 51

Version: DM9000-DS-F02

June 26, 2002

Page 52

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

13. APPEND IX:

1. Data Sheet Changed Errata List

Items Data & Ver. Page Content

1 05/02/2001 P01 DM9000 Data Sheet Start 2 06/14/2001 P01 Page 1 Modify Block Diagram 3 06/22/2001 P01 Page 14 Check TableA-1-A &A-1-B 4 12/05/2001 P02 Page 7 Check TableA-2-A &A-2-B 5 12/05/2001 P02 Page 11 Check TableA-3-A &A-2-B 6 12/05/2001 P02 Page 38 Check TableA-4-A &A-4-B

Before Modification

4 BKPM 0,RW Back pressure mode. This mode is for half duplex mode only. Generate a jam

pattern when a packet’s DA match and RX SRAM over BPHW

3 BKPA 0,RW

After Modification

4 BKPA 0,RW

3 BKPM 0,RW Back pressure mode. This mode is for half duplex mode only. Generate a jam

Before Modification

16,17,18,19TEST1~TEST4 I Operation Mode

Back pressure mode. This mode is for half duplex mode only. Generate a jam pattern when any packet coming and RX SRAM over BPHW

Table A-1-A

Back pressure mode. This mode is for half duplex mode only. Generate a jam pattern when any packet coming and RX SRAM over BPHW

pattern when a packet’s DA match and RX SRAM over BPHW

Table A-1-B

Test1,2,3,4=(1,1,0,0) : the processor interface is ISA compatible Test1,2,3,4=(1,1,0,1) : the processor interface is for general processor

Table A-2-A

After Modification

16,17,18,19TEST1~TEST4 I Operation Mode

Test1,2,3,4=(1,1,0,0) in normal application

Table A-2-B

Before Modification

Bit Name Default Description

2:1 LBK 00,RW Loopback mode

Bit 2 1 0 0 normal 0 1 MAC internal loopback 1 0 internal PHY digital loopback 1 1 internal PHY analog loopback

Table A-3-A

52 Final

Version: DM9000-DS-F02

June 26, 2002

Page 53

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

After Modification

Bit Name Default Description

2:1 LBK 00,RW Loopback mode

Bit 2 1 0 0 normal 0 1 MAC internal loopback 1 0 internal PHY 100M mode digital loopback 1 1 (Reserved)

Table A-3-B

Before Modification

Symbol Parameter Min. Typ. Max. Unit

T3 SD Setup time 5 ns T6

After Modification

Symbol Parameter Min. Typ. Max. Unit

T3 SD Setup time 22 ns T6

IOW invalid to next IOW （access DM9000）

TableA-4-A

IOW invalid to next IOW （access DM9000）

Table A-4-B

80 ns

84 ns

Final 53

Version: DM9000-DS-F02

June 26, 2002

Page 54

DM9000

ISA to Ethern et MAC C ontroll er with In tegrat ed 10/10 0 PHY

14. Order Information

Part Number Pin Count Package

DM9000E 100 LQFP

Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification, and the provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description, regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

DAVICOM‘s terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer’s orders shall be based on these terms.

Company Overview

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry’s best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethernet networking standards.

Contact Windows

For additional information about DAVICOM products, contact the sales department at:

Headquarters Hsin-chu Office:

3F, No. 7-2, Industry E. Rd., IX, Science-based Park, Hsin-chu City, Taiwan, R.O.C. TEL: 886-3-5798797 FAX: 886-3-5798858

WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.

54 Final

Sales & Marketing Office:

2F, No. 5, Industry E. Rd., IX, Hsin-chu City, Taiwan, R.O.C. TEL: 886-3-5798797 FAX: 886-3-5646929 Email: sales@davicom.com.tw Web site: http://www.davicom.com.tw

Version: DM9000-DS-F02

June 26, 2002

Page 55

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.

Davicom DM9000 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual