Preliminary specification
Supersedes data of 1995 Jun 13
File under Integrated Circuits, IC22
1995 Nov 03
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
FEATURES
• On-chip mixing of digital video data and analog
RGB signals
• Supports video input format of YUV 4 :2:2, 4:1:1,
2:1:1 and RGB 5:6:5
• Video input rate up to 50 MHz
• Allows for both binary and two’s complement video
input data
• Triple 8-bit DACs for video output
• Built-in voltage output amplifier
• Provide keying control with external key and internal
8-bit, 2 × 8-bit and 3 × 8-bit pixel colour key
2
• Programmable via the I
• 5 V CMOS device; LQFP48 package.
GENERAL DESCRIPTION
The SAA7167 is a mixed-mode designed IC containing a
video data path, keying control block, analog mixer, and a
C-bus
SAA7167
voltage output amplifier, capable of converting digital video
data to analog RGB video, and then mixing video and
external analog RGB inputs.
The video data path contains a data re-formatter,
YUV-to-RGB colour space matrix as well as triple DACs for
video data processing. An analog mixer performs
multiplexing between DAC outputs of the video path and
external analog RGB inputs.
The final analog outputs are buffered with built-in voltage
output amplifiers to provide the direct driving capability for
a 150 Ω load. Figure 1 shows the overall block diagram.
digital supply voltage4.755.25V
analog supply voltage4.755.25V
operating ambient temperature070°C
PACKAGE
NAMEDESCRIPTIONVERSION
1995 Nov 032
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
BLOCK DIAGRAM
handbook, full pagewidth
YUV7 to
YUV0
UV7 to
UV0
HREF
SDA
SCL
RES
38 to
45
46 to 48,
1 to 5
9
22
23
24
RE-
FORMATTER
2
C-BUS
I
CONTROL
YUV
TO
RGB
MATRIX
SAA7167
C
ref(h)
Bin Gin Rin
293631 33
MIXER
8-BIT
MUX
CLOCK
GENERATOR
VCLKPCLKEXTKEYP7 to P0
DAC
(3×)
MIXER
MIXER
KEYING CONTROL
8
13 to 2021106
OPAMP
OPAMP
OPAMP
SAA7167
Rout
32
Gout
30
Bout
28
MGB743
Fig.1 Block diagram.
1995 Nov 033
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
SAA7167
Converter (DAC)
PINNING
SYMBOLPINDESCRIPTIONI/O
UV41digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV32digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV23digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV14digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV05digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
VCLK6video clock inputI
V
DDD
V
SSD
HREF9horizontal reference input signalI
PCLK10pixel clock inputI
AP11test pins, normally connected to groundI
SP12test pins, normally connected to groundI
P713pixel bus input 7 (for keying control)I
P614pixel bus input 6 (for keying control)I
P515pixel bus input 5 (for keying control)I
P416pixel bus input 4 (for keying control)I
P317pixel bus input 3 (for keying control)I
P218pixel bus input 2 (for keying control)I
P119pixel bus input 1 (for keying control)I
P020pixel bus input 0 (for keying control)I
EXTKEY21external key signal inputI
SDA22I
SCL23I
RES24set to LOW to reset the I2C-busI
n.c.25not connected−
V
SSA2
V
DDA2
Bout28analog Blue signal outputO
Bin29analog Blue signal inputI
Gout30analog Green signal outputO
Gin31analog Green signal inputI
Rout32analog Red signal outputO
Rin33analog Red signal inputI
V
SSA1
V
DDA1
C
ref(h)
7digital supply voltageI/O
8digital groundI/O
2
C-bus data lineI/O
2
C-bus clock lineI
26analog ground 2I/O
27analog supply voltage 2I/O
34analog ground 1I/O
35analog supply voltage 1I/O
36capacitor for reference high voltage output (2.25 V)I/O
I
I
I
I
I
1995 Nov 034
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
SAA7167
Converter (DAC)
SYMBOLPINDESCRIPTIONI/O
n.c.37not connected−
YUV738digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV639digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV540digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV441digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV342digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV243digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV144digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
YUV045digital video Y or UV (of YUV format 2:1:1) input data, or digital G and B input dataI
UV746digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV647digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
UV548digital video UV (of YUV format 4:1:1 and 4:2:2) input data, or digital G and R
input data
I
I
I
UV4
UV3
UV2
UV1
UV0
VCLK
V
DDD
V
SSD
HREF
PCLK
index
corner
AP
SP
UV7
UV6
47
14
P6
YUV0
YUV1
46
45
44
SAA7167
15
16
17
P5
P4
P3
UV5
48
1
2
3
4
5
6
7
8
9
10
11
12
13
P7
YUV2
43
18
P2
YUV3
42
19
P1
YUV4
41
20
P0
YUV5
YUV6
40
39
21
22
SDA
EXTKEY
YUV7
38
23
SCL
n.c.
2437
RES
36
35
34
33
32
31
30
29
28
27
26
25
MGB744
C
ref(h)
V
DDA1
V
SSA1
Rin
Rout
Gin
Gout
Bin
Bout
V
DDA2
V
SSA2
n.c.
Fig.2 Pin configuration.
1995 Nov 035
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
FUNCTIONAL DESCRIPTION
The SAA7167 contains a video data path, 3 analog mixers
and voltage output amplifiers for the RGB channels
respectively, a keying control block as well as an I2C-bus
control block.
Video data path
The video data path includes a video data re-formatter, a
YUV-to-RGB colour space conversion matrix, and triple
8-bit DACs.
E-FORMATTER
R
The re-formatter de-multiplexes the different video formats
YUV 4 :1:1, 4:2:2 or 2:1:1 to internal YUV 4 : 4 : 4,
which can then be processed by the RGB matrix. The pixel
byte sequences of those video input formats are shown in
Tables 1 to 4.
Table 1Pixel byte sequence of 4:2:2
INPUT
YUV0 (LSB)
YUV1
YUV2
YUV3
YUV4
YUV5
YUV6
YUV7 (MSB)
UV0 (LSB)
UV1
UV2
UV3
UV4
UV5
UV6
UV7 (MSB)
Y data
UV data
For RGB 5 :6:5 video inputs, the video data are just
directly bypassed to triple DACs.
The input video data can be selected to either two’s
complement (I
(DRP-bit = 1). The video input format is selected by
I2C-bus bits FMTC1 and FMTC0.
The rising edge of HREF input defines the start of active
video data. When HREF is inactive, the video output will be
blanked.
YUV-
TO-RGB MATRIX
The matrix converts YUV data, in accordance with
CCIR-601, to RGB data with approximately 1.5 LSB
deviation to the theoretical values for 8-bit resolution.
T
RIPLE 8-BIT DACS
Three identical DACs for R, G and B video outputs are
designed with voltage-drive architecture to provide
high-speed operation of up to 50 MHz conversion data
rate. A C
ref(h)
de-coupling capacitor to be connected between the
internal reference voltage source and ground.
The analog mixers are controlled to switch between the
outputs from the video DACs and analog RGB inputs by a
keying signal. The analog RGB inputs need to interface
with analog mixers in the way of DC-coupling, also these
RGB inputs are limited to RGB signals without a sync level
pedestal. The keying control can be enabled by setting I2C
bit KEN = 1. Two kinds of keying are possible to generate:
one is external key (from EXTKEY pin when
KMOD2 to KMOD0 are logic 0), and the other is the
internal pixel colour key (when KMOD2 to KMOD0 are not
logic 0) generated by comparing the input pixel data with
the internal I
by KMOD2 to KMOD0 bits, there are 4 ways to compare
the pixel data (see Table 5).
Since only one control register KD7 to KD0 provides the
data value for pixel data comparison, when at 2 × 8-bit or
3 × 8-bit pixel input modes, it is presumed that all input
bytes (lower, middle, or higher) of each pixel must be same
as KD7 to KD0 in order to make graphics colour key
active.
The polarity of EXTKEY can be selected with KINV. With
KINV = 0, EXTKEY = HIGH switches analog mixers to
select DAC outputs. Before the internal keying signal
switches the analog multiplexers, it can be further delayed
up to 7 PCLK cycles with the control bits
KDLY2 to KDLY0.
2
C-bus register value KD7 to KD0. Controlled
PIXEL TYPEREMARK
pixels given at both rising
and falling edges of PCLK
pixels given only at rising
edges of PCLK
1995 Nov 037
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
SAA7167
Converter (DAC)
Voltage output amplifiers
Before the analog input enters the analog mixers, it passes
through voltage output amplifiers. Level shifters are used
internally to provide an offset of 0.2 V and an amplifier gain
of 2 for analog inputs to match with the output levels from
DACs. After buffering with voltage output amplifiers, the
final RGB outputs can drive a 150 Ω load directly (25 Ω
internal resistor, 50 Ω external serial resistor, and 75 Ω
load resistor at monitor side (see Fig.9).
The output voltage level of DAC ranges from the lowest
level 0.2 V (zero code) to the highest level 1.82 V (all one
code).
Table 6I2C-bus format
Sslave addressAsubaddressAdataAP
Notes
1. S = START condition.
2. Slave address = 1011 111X; this slave address is identical to the one for the SAA9065; X = R/
a) X = 0; order to write.
b) X = 1; order to read (not used for SAA7167).
3. A = acknowledge; generated by the slave.
4. Subaddress = subaddress byte.
5. Data = data byte.
6. P = STOP condition.
With the digital input YUV video data in accordance with
CCIR-601, the RGB output of 8-bit DAC actually ranges
from the 16th step (black) to the 235th step (white).
Therefore, after the voltage divider with external serial
resistor and monitor load resistor, the output voltage range
to monitor is approximately 0.7 V (peak-to-peak).
2
C-bus control
I
Only one control byte is needed for the SAA7167.
The I2C-bus format is shown in Table 6.
all other combinations are reserved
KDLY2 to KDLY0added keying delay cycles (from 0 to 7 PCLK)
KD7 to KD0the data value compared for 8, 16 or 24-bit pixel colour key
SAA7167
Notes
1. All I
2
C-bus control bits are initialized to logic 0 after RES is activated.
2. PCLK should be active in any event to allow for correct operation of I2C-bus programming.
DC CHARACTERISTICS
T
= 0 to 70 °C.
amb
SYMBOLPARAMETERMIN.TYP.MAX.UNIT
V
DDD
V
DDA
I
DDtot
V
IH
V
IL
V
IH
V
IL
V
in
V
out
digital supply voltage4.755.05.25V
analog supply voltage4.755.05.25V
total supply current (f
HIGH level input voltage (pin SDA)3−V
= 50 MHz)−100−mA
clk
+ 0.5V
DDD
LOW level input voltage (pin SDA)−0.5−+1.5V
HIGH level digital input voltage2−−V
LOW level digital input voltage−−0.8V
full-scale analog RGB inputs−0.7−V
full scale analog RGB outputs (for 150 Ω load)−1.4−V
DNLdifferential non-linearity error of video output−−1LSB
INLintegral non-linearity error of video output−−1LSB
1995 Nov 039
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
SAA7167
Converter (DAC)
AC CHARACTERISTICS
T
= 0 to 70 °C.
amb
SYMBOLPARAMETERMIN.TYP.MAX.UNIT
f
clk
δduty factor of VCLK−50−%
PCLKpixel clock rate (8-bit pixel colour key); see Fig.4−−50MHz
see Fig.6
pixel clock rate (3 × 8-bit pixel colour key); see Fig.7−−75MHz
duty factor of PCLK405060%
digital input set-up time to VCLK rising edge3−−ns
digital input hold time to VCLK rising edge3−−ns
digital input set-up time to PCLK rising edge3−−ns
digital input hold time to PCLK rising edge3−−ns
digital input set-up time to PCLK falling edge3−−ns
digital input hold time to PCLK falling edge3−−ns
switching time between video DAC/analog inputs;
−−15ns
note 1
overall group delay from digital video inputs to analog
outputs (see Fig.8):
YUV video input mode−20T
RGB video input mode−12T
VCLK+tPD
VCLK+tPD
−ns
−ns
DAC analog output rise time (see Fig.8); note 2−5−ns
DAC analog output fall time (see Fig.8); note 2−5−ns
DAC analog output settling time (see Fig.8); note 3−−15ns
DAC analog output propagation delay (see Fig.8);
−15−ns
note 4
Analog outputs from analog inputs
G
v
voltage gain−2.0−
Bbandwidth (−3 dB)−75−MHz
SRslew rate−90−V/µs
Notes
1. Switching time measured from the 50% point of the EXTKEY transition edge to the 50% point of the selected analog
output transition.
2. DAC output rise/fall time measured between the 10% and 90% points of full scale transition.
3. DAC settling time measured from the 50% point of full-scale transition to the output remaining within ±1 LSB.
4. DAC analog output propagation delay measured from the 50% point of the rising edge of VCLK to the 50% point of
full-scale transition.
Fig.9 Typical application diagram for analog circuits.
75 Ω
1995 Nov 0314
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
PACKAGE OUTLINE
LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm
c
y
X
36
37
25
Z
24
E
A
SAA7167
SOT313-2
e
w M
pin 1 index
48
1
e
DIMENSIONS (mm are the original dimensions)
mm
A
A1A2A3b
max.
0.20
1.60
0.05
1.45
1.35
UNIT
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
b
p
0.25
w M
D
H
D
p
0.27
0.17
12
Z
D
(1)(1)(1)
cE
D
0.18
7.1
0.12
6.9
b
p
13
v M
B
v M
02.55 mm
scale
(1)
eH
H
7.1
6.9
0.5
9.15
8.85
D
E
A
B
9.15
8.85
H
E
LLpQZywv θ
E
0.75
0.45
A
2
A
A
1
detail X
0.69
0.59
0.120.10.21.0
Q
(A )
3
θ
L
p
L
Z
E
D
0.95
0.55
0.95
0.55
o
7
o
0
OUTLINE
VERSION
SOT313-2
IEC JEDEC EIAJ
REFERENCES
1995 Nov 0315
EUROPEAN
PROJECTION
ISSUE DATE
93-06-15
94-12-19
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our
“IC Package Databook”
Reflow soldering
Reflow soldering techniques are suitable for all LQFP
packages.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
Wave soldering
Wave soldering is not recommended for LQFP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
(order code 9398 652 90011).
SAA7167
If wave soldering cannot be avoided, the following
conditions must be observed:
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
• The footprint must be at an angle of 45° to the board
direction and must incorporate solder thieves
downstream and at the side corners.
Even with these conditions, do not consider wave
soldering LQFP packages LQFP48 (SOT313-2),
LQFP64 (SOT314-2) or LQFP80 (SOT315-1).
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
1995 Nov 0316
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
SAA7167
Converter (DAC)
DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
PURCHASE OF PHILIPS I
Purchase of Philips I
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.
2
C COMPONENTS
2
C components conveys a license under the Philips’ I2C patent to use the
1995 Nov 0317
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
SAA7167
NOTES
1995 Nov 0318
Philips SemiconductorsPreliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
SAA7167
NOTES
1995 Nov 0319
Philips Semiconductors – a worldwide company
Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428)
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466
Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213,
Tel. (01)60 101-1236, Fax. (01)60 101-1211
Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,
All rights are reserved. Reproduction in whole or in part is prohibited without the
prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation
or contract, is believed to be accurate and reliable and may be changed without
notice. No liability will be accepted by the publisher for any consequence of its
use. Publication thereof does not convey nor imply any license under patent- or
other industrial or intellectual property rights.
Printed in The Netherlands
483061/1100/01/pp20Date of release: 1995 Nov 03
Document order number:9397 750 00416
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.