Page 1
51 RadHard MSI Logic
UT54ACS85/UT54ACTS85
Radiation-Hardened
4-Bit Comparators
FEATURES
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
DESCRIPTION
The UT54ACS85 and the UT54ACTS85 are 4-bit magnitude
comparators that perform comparison of straight binary and
straight BCD (8-4-2-1) codes. Three fully decoded decisions
about two 4-bit words (A, B) are made and are externally available at three outputs. Devices are fully expandable to any number of bits without external gates. The cascading paths of the
devices are implemented with only a two-gate-level delay to
reduce overall comparison times for long words. An alternate
method of cascading which further reduces the comparison time
is shown in the typical application data.
The devices are characterized over full military temperature
range of -55 C to +125 C.
LOGIC SYMBOL
PINOUTS
16-Pin DIP
Top View
16-Lead Flatpack
Top View
(5)
(A>B)OUT
(10)
A0
(12)
A1
(13)
A2
0
(6)
(A=B)OUT
(7)
(A<B)OUT
COMP
<
=
>
A
(15)
A3
(2)
(A<B)IN
(3)
(A=B)IN
(4)
(A>B)IN
(9)
B0
(11)
B1
(14)
B2
(1)
B3
3
<
=
>
0
B
3
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
1
2
3
4
5
7
6
16
15
14
13
12
10
11
B3
(A<B)IN
(A=B)IN
(A>B)IN
(A>B)OUT
(A=B)OUT
(A<B)OUT
V
DD
A3
B2
A2
A1
B1
A0
8 9
V
SS
B0
1
2
3
4
5
7
6
16
15
14
13
12
10
11
V
DD
B3
(A<B)IN
(A=B)IN
(A>B)IN
(A>B)OUT
(A=B)OUT
(A<B)OUT
A3
B2
A2
A1
B1
A0
V
SS
B08 9
Page 2
RadHard MSI Logic 52
UT54ACS85/UT54ACTS85
FUNCTION TABLE
LOGIC DIAGRAM
COMPARING INPUTS CASCADING INPUTS OUTPUTS
A3, B3 A2, B2 A1, B1 A0, B0 A>B A<B A=B A>B A<B A=B
A3>B3 X X X X X X H L L
A3<B3 X X X X X X L H L
A3=B3 A2>B2 X X X X X H L L
A3=B3 A2<B2 X X X X X L H L
A3=B3 A2=B2 A1>B1 X X X X H L L
A3=B3 A2=B2 A1<B1 X X X X L H L
A3=B3 A2=B2 A1=B1 A0>B0 X X X H L L
A3=B3 A2=B2 A1=B1 A0<B0 X X X L H L
A3=B3 A2=B2 A1=B1 A0=B0 H L L H L L
A3=B3 A2=B2 A1=B1 A0=B0 L H L L H L
A3=B3 A2=B2 A1=B1 A0=B0 X X H L L H
A3=B3 A2=B2 A1=B1 A0=B0 H H L L L L
A3=B3 A2=B2 A1=B1 A0=B0 L L L H H L
(7)
A>B
A=B
A<B
A3
B3
A2
B2
A<B
A=B
A>B
A1
B1
A0
B0
(6)
(5)
(15)
(1)
(13)
(14)
(2)
(3)
(4)
(12)
(11)
(10)
(9)
Page 3
53 RadHard MSI Logic
UT54ACS85/UT54ACTS85
RADIATION HARDNESS SPECIFICATIONS
1
Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.
ABSOLUTE MAXIMUM RATINGS
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
PARAMETER LIMIT UNITS
Total Dose 1.0E6 rads(Si)
SEU Threshold
2
80
MeV-cm2/mg
SEL Threshold 120
MeV-cm2/mg
Neutron Fluence 1.0E14
n/cm
2
SYMBOL PARAMETER LIMIT UNITS
V
DD
Supply voltage -0.3 to 7.0 V
V
I/O
Voltage any pin -.3 to VDD +.3 V
T
STG
Storage Temperature range -65 to +150 C
T
J
Maximum junction temperature +175 C
T
LS
Lead temperature (soldering 5 seconds) +300 C
JC
Thermal resistance junction to case 20 C/W
I
I
DC input current 10 mA
P
D
Maximum power dissipation 1 W
SYMBOL PARAMETER LIMIT UNITS
V
DD
Supply voltage 4.5 to 5.5 V
V
IN
Input voltage any pin 0 to V
DD
V
T
C
Temperature range -55 to + 125 C
Page 4
RadHard MSI Logic 54
UT54ACS85/UT54ACTS85
DC ELECTRICAL CHARACTERISTICS
7
(VDD = 5.0V 10%; VSS = 0V 6, -55 C < TC < +125 C)
SYMBOL PARAMETER CONDITION MIN MAX UNIT
V
IL
Low-level input voltage
1
ACTS
ACS
0.8
.3V
DD
V
V
IH
High-level input voltage
1
ACTS
ACS
.5V
DD
.7V
DD
V
I
IN
Input leakage current
ACTS/ACS VIN = V
DD
or V
SS
-1
1 A
V
OL
Low-level output voltage
3
ACTS
ACS
I
OL
= 8.0mA
I
OL
= 100 A
0.40
0.25
V
V
OH
High-level output voltage
3
ACTS
ACS
I
OH
= -8.0mA
I
OH
= -100 A
.7V
DD
VDD - 0.25
V
I
OS
Short-circuit output current
2 ,4
ACTS/ACS
VO = VDD and V
SS
-200 200 mA
I
OL Output current
10
(Sink)
VIN = VDD or V
SS
VOL = 0.4V
8 mA
I
OH
Output current
10
(Source)
VIN = VDD or V
SS
VOH = VDD - 0.4V
-8 mA
P
total
Power dissipation
2, 8, 9
CL = 50pF 2.3 mW/
MHz
I
DDQ
Quiescent Supply Current VDD = 5.5V 10 A
I
DDQ
Quiescent Supply Current Delta
ACTS
For input under test
VIN = VDD - 2.1V
For all other inputs
VIN = VDD or V
SS
V
DD
= 5.5V
1.6 mA
C
IN
Input capacitance
5
= 1MHz @ 0V 15 pF
C
OUT
Output capacitance 5
= 1MHz @ 0V 15 pF
Page 5
55 RadHard MSI Logic
UT54ACS85/UT54ACTS85
Notes:
1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: VIH = VIH(min) + 20%, - 0%; VIL = VIL(max) + 0%,
- 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but
are guaranteed to VIH(min) and VIL(max).
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm2, the maximum product of load capacitance (per output buffer) times frequency should not exceed
3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and VSS
at frequency of 1MHz and a signal amplitude of 50mV rms maximum
7. All specifications valid for radiation dose 1E6 rads(Si).
6. Maximum allowable relative shift equals 50mV.
8. Power does not include power contribution of any TTL output sink current.
9. Power dissipation specified per switching output.
10. This value is guaranteed based on characterization data, but not tested.
Page 6
RadHard MSI Logic 56
UT54ACS85/UT54ACTS85
AC ELECTRICAL CHARACTERISTICS
2
(VDD = 5.0V 10%; VSS = 0V 1, -55 C < TC < +125 C)
Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose 1E6 rads(Si)
SYMBOL PARAMETER MINIMUM MAXIMUM UNIT
t
PHL
An, Bn to (A<B)
OUT
2 22 ns
t
PLH
An, Bn to (A<B)
OUT
2 16 ns
t
PHL
An, Bn to (A=B)
OUT
2 17 ns
t
PLH
An, Bn to (A=B)
OUT
2 16 ns
t
PHL
An, Bn to (A>B)
OUT
2 18 ns
t
PLH
An, Bn to (A>B)
OUT
2 16 ns
t
PHL
(A<B)IN, (A=B)
IN to
(A>B)
OUT
2 17 ns
t
PLH
(A<B)IN, (A=B)
IN to
(A>B)
OUT
2 15 ns
t
PHL
(A=B)IN to (A=B)
OUT
2 13 ns
t
PLH
(A=B)IN to (A=B)
OUT
1 15 ns
t
PHL
(A>B)IN, (A=B)
IN to
(A<B)
OUT
2 17 ns
t
PLH
(A>B)IN, (A=B)
IN to
(A<B)
OUT
2 15 ns
Loading...