The UMA1021AM BICMOS device integrates a prescaler,
programmable dividers, and a phase comparator to
implement a phase-locked loop.
UMA1021AM
The device is designed to operate from 3 NiCd cells, in
pocket phones, with low current and nominal 3 V supplies.
The synthesizer operates at RF input frequencies
up to 2.2 GHz with a fully programmable reference divider.
All divider ratios are supplied via a 3-wire serial
programming bus.
Separate power and ground pins are provided to the
analog (charge pump) and digital circuits. The ground
leads should be externally short-circuited to prevent large
currents flowing across the die and thus causing damage.
and V
V
DD1
VCC must be equal to or greater than VDD for wider control
range of the Voltage Controlled Oscillator (VCO),
e.g. VDD= 3 V and VCC=5V.
The charge pump current (phase detector gain) is fixed by
an external resistor at pin I
interface. Only a passive loop filter is necessary; the
charge pump functions within a wide voltage compliance
range to improve the overall system performance.
must also be at the same potential (VDD).
DD2
and controlled via the serial
SET
QUICK REFERENCE DATA
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
V
DD1
V
CC
I
tot
I
tot(pd)
, V
DD2
digital supply voltageV
analog supply voltage for charge pump VCC≥ V
total supply current (IDD+ICC)V
total supply current in Power-down
UMA1021AMSSOP16plastic shrink small outline package; 16 leads; body width
SOT369-1
4.4 mm
1998 Nov 192
Page 3
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
BLOCK DIAGRAM
handbook, full pagewidth
LOCK
V
V
V
V
CP
DD2
SS3
RFI
SS2
PON
SS1
1
2
CHARGE PUMP
3
4
MAIN DIVIDER
5
6
7
8
PHASE COMPARATOR
WITH
PRESCALER
SERIAL INTERFACE
UMA1021AM
BAND GAP
REFERENCE
DIVIDER
to charge pump
16
15
14
13
12
11
10
MGL406
9
I
SET
V
CC
GND(CP)
XTAL
V
DD1
E
DATA
CLK
UMA1021AM
PINNING
SYMBOLPINDESCRIPTION
LOCK1out-of-lock detector output
CP2charge pump output
V
V
DD2
SS3
3digital supply voltage
4ground 3 (0 V)
RFI52 GHz main divider input
V
SS2
6ground 2 (0 V)
PON7power-on input
V
SS1
8ground 1 (0 V)
CLK9programming bus clock input
DATA10programming bus data input
E11programming bus enable input
(active LOW)
V
DD1
12digital supply voltage
XTAL13crystal frequency input
GND(CP)14ground for charge pump
V
CC
15analog supply voltage for charge
pump
I
SET
16charge pump current setting with
external resistor from this pin to
ground
Fig.1 Block diagram.
handbook, halfpage
LOCK
1
CP
2
3
V
DD2
4
V
V
PON
V
SS3
SS2
SS1
RFI
UMA1021AM
5
6
7
8
MGL405
Fig.2 Pin configuration.
16
15
14
13
12
11
10
9
I
SET
V
CC
GND(CP)
XTAL
V
DD1
E
DATA
CLK
1998 Nov 193
Page 4
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
FUNCTIONAL DESCRIPTION
Main divider
The main divider is clocked at pin RFI by the RF signal
which is AC-coupled from an external VCO. The divider
operates with signal levels from 50 to 225 mV (RMS) and
at frequencies from 300 MHz to 2.2 GHz. It consists of a
fully programmable bipolar prescaler followed by a CMOS
counter. The main divider allows programmable ratios
from 512 to 131071 inclusive.
Reference divider
The reference divider is clocked by the signal at pin XTAL.
The applied input signal should be AC-coupled. The circuit
operates with levels from 50 up to 500 mV (RMS) and at
frequencies from 3 to 35 MHz. Any divide ratios from
8 to 2047 inclusive can be programmed.
Phase comparator and charge pump
The phase detector is driven by the edges of the output
signals of the main and reference dividers. The detector
produces current pulses at pin CP. The pulse duration is
equal to the difference in time of arrival of the edges from
the two dividers. If the main divider edge arrives first,
pin CP sinks current. If the reference divider edge arrives
first, pin CP sources current.
The current at pin CP can be controlled via the serial
programming bus as a multiple of the reference current set
by an external pull-down resistor connected between
pin I
except in the Power-down mode.
Additional circuitry is included to ensure that the gain of the
phase detector remains linear even for small phase errors.
and ground (see Table 2). Pin CP remains active
SET
UMA1021AM
The 3 lines are DATA (data bits), CLK (clock pulses) and
E (enable signal). The data sent to the device is loaded in
bursts framed by E. Programming clock edges and their
appropriate data bits are ignored until E goes active LOW.
The programmed information is loaded into the addressed
latch when E returns HIGH. During normal operation,
E should be kept HIGH. Only the last 21 bits serially
clocked into the device are retained within the
programming register. Additional leading bits are ignored,
and no check is made on the number of clock pulses.
The fully static CMOS design uses virtually no current
when the programming bus is inactive. It can always
capture new programmed data even during power-down.
When the synthesizer is switched on, the presence of a
signal at the reference divider input is required for correct
programming.
Data format
The data format is shown in Table 1. The first bit entered
is dt16, the last bit is ad0.
The leading bits (dt16 to dt0) make up the data field.
The four trailing bits (ad3 to ad0) are the address field.
The UMA1021AM uses 4 of the 16 available addresses.
These are chosen for compatibility with other Philips
Semiconductors radio telephone ICs. The trailing address
bits are decoded on the rising edge of
internal load pulse to store the data in the addressed latch.
To avoid erroneous divider ratios, the load pulse is not
allowed during data reads by the frequency dividers. This
condition is guaranteed by respecting a minimum E pulse
width after data transfer.
For the divider ratios, the first bits entered (PM16 and
PR10) are the Most Significant Bits (MSBs).
E. This produces an
Out-of-lock detector
The out-of-lock detector is enabled or disabled via the
serial interface by setting bit OOL (dt12) HIGH or LOW
(see Table 1). An open-drain transistor drives the output
pin LOCK. It is recommended to keep the sink current in
the LOW state below 400 µA by applying a pull-up resistor
from pin LOCK to the positive supply. When the out-of-lock
detector is enabled pin LOCK is HIGH if the error at the
phase detector input is less than approximately 25 ns,
otherwise pin LOCK is LOW. If the out-of-lock detector is
disabled, pin LOCK remains HIGH.
Serial programming bus
A simple 3-line unidirectional serial bus is used to program
the circuit.
1998 Nov 194
The test register (address 0000) does not normally need to
be programmed. However, if it is programmed all bits in the
data field should be set to logic 0.
Power-down mode
The synthesizer is switched on when both the power-on
input (PON) and the programmed bit dt6 (sPON) are
HIGH. When switched on, the dividers and phase detector
are synchronized to avoid random phase errors. When
switched off, the phase detector is synchronized to avoid
interrupting of the charge pump pulses.
The UMA1021AM has a very low current consumption in
the Power-down mode.
Page 5
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
rise time−1040ns
fall time−1040ns
clock cycle time100−−ns
E
delay to rising clock edge40−−ns
delay from last falling clock edge−20−−ns
minimum inactive pulse widthnote 14000−−ns
enable set-up time to next clock edge20−−ns
input data to clock set-up time20−−ns
input data to clock hold time20−−ns
Note
1. The minimum pulse width (t
W
a) Main divider input frequency:
b) Reference divider input frequency:
handbook, full pagewidth
CLK
DATA
E
t
SU;DAT
MSBLSBADDRESS
) can be smaller than 4000 ns when the both conditions are fulfilled:
447
>
f
--------- -
RF
t
W
3
f
>
----- -
xtal
t
W
t
HD;DAT
T
cy
t
t
f
r
t
ENDtSU;E
t
START
Fig.3 Serial bus timing diagram.
1998 Nov 199
MBG368
t
W
Page 10
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
APPLICATION INFORMATION
handbook, full pagewidth
amplifier
power
duplex
filter
transmit
data
SPLITTERVCOLPF
transmit
mixer
TCXO
PLL
MAIN
DIVIDER
REFERENCE
DIVIDER
UMA1021AM
PHASE
COMPARATOR
AND
CHARGE PUMP
low noise
amplifier
UMA1021AM
MGL407
to demodulation
1st mixer2nd mixer
Fig.4 Typical application block diagram.
1998 Nov 1910
Page 11
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
handbook, full pagewidth
12 Ω
100
nF
control
RF VCO
out
4.7
µF
1 nF
(1)
18 Ω
18 Ω
56 pF
to 1st mixer
positive supply
(1)
(1)(1)
(1)
18 Ω
positive supply
56 Ω
1 kΩ
12 Ω
100 nF
56 pF
LOCK
CP
V
DD2
V
SS3
RFI
V
SS2
PON
1
2
3
4
UMA1021AM
5
6
7
16
15
14
13
12
11
10
I
SET
5.6 kΩ
V
CC
100 nF
GND(CP)
XTAL
V
DD1
E
DATA
1 nF
UMA1021AM
12 Ω
12 Ω
100 nF
VTCXO
V
CC
control
f
osc
GNDV
positive supply
12 Ω
100 nF
(1) Values depend on application.
V
SS1
8
CLK
9
Fig.5 Typical test and application diagram.
12 Ω 12 Ω 12 Ω
3-wire bus
MGL408
1998 Nov 1911
Page 12
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
PACKAGE OUTLINE
SSOP16: plastic shrink small outline package; 16 leads; body width 4.4 mm
16
D
c
y
Z
9
E
H
E
UMA1021AM
A
X
v M
A
SOT369-1
pin 1 index
18
w M
b
b
0.32
0.20
p
p
cD
0.25
5.30
0.13
5.10
02.55 mm
scale
(1)E(1)
eHELLpQZywv θ
4.5
0.65
4.3
e
DIMENSIONS (mm are the original dimensions)
UNITA1A2A
mm
Note
1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.
A
max.
1.5
0.15
0.00
1.4
1.2
3
0.25
Q
A
2
6.6
6.2
L
0.65
0.45
(A )
L
p
A
1
detail X
0.75
1.0
0.45
3
A
θ
0.130.20.1
0.48
0.18
(1)
o
10
o
0
OUTLINE
VERSION
SOT369-1
IEC JEDEC EIAJ
REFERENCES
1998 Nov 1912
EUROPEAN
PROJECTION
ISSUE DATE
94-04-20
95-02-04
Page 13
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our
“Data Handbook IC26; Integrated Circuit Packages”
(order code 9398 652 90011).
Reflow soldering
Reflow soldering techniques are suitable for all SSOP
packages.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
Wave soldering
Wave soldering is not recommended for SSOP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
UMA1021AM
If wave soldering cannot be avoided, the following
conditions must be observed:
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
• The longitudinal axis of the package footprint must
be parallel to the solder flow and must incorporate
solder thieves at the downstream end.
Even with these conditions, only consider wave
soldering SSOP packages that have a body width of
4.4 mm, that is SSOP16 (SOT369-1) or
SSOP20 (SOT266-1).
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
1998 Nov 1913
Page 14
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
UMA1021AM
radio telephones
DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1998 Nov 1914
Page 15
Philips SemiconductorsProduct specification
Low-voltage frequency synthesizer for
radio telephones
NOTES
UMA1021AM
1998 Nov 1915
Page 16
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors,
International Marketing & Sales Communications, Building BE-p, P.O. Box 218,
5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Internet: http://www.semiconductors.philips.com
Printed in The Netherlands435102/750/02/pp16 Date of release: 1998 Nov 19Document order number: 9397 750 04261
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.