Page 1
TK15326
+
-
+
-
+
-
+
-
Ach
Bch
1ch-in
Ach
Bch
2ch-in
V
CC
1 ch out
1KEY
2 ch out
2KEY
GND
V
EE
Audio Analog Switch
FEATURES
■ Wide Operating Voltage Range (±2 to ±7 V)
■ Low Distortion (typ. 0.003%)
■ Wide Dynamic Range (typ. 6 V
P-P
)
■ Low Output Impedance (typ. 20 Ω)
■ Low Switching Noise (typ. 3 mV)
DESCRIPTION
The TK15326M is an Analog Switch IC that was developed
for audio frequency. Function is to select one output from
two inputs in a device that includes two circuits, and the
channel can be changed by high level. The TK15326M
has a dual power supply and the input bias is direct
coupling at GND level. Because the distortion is very low,
the TK15326M fits various signals switching. It is best
suited for Hi-Fi devices. Operating voltage is wide, the
circuit plan is simple. The TK15326M is available in a small
plastic surface mount package (SSOP-12).
APPLICATIONS
■ Audio Systems
■ Radio Cassettes
1ch-in 2ch-in
TK15326
V
CC
Bch
OUT
Ach
1KEY
GND
V
EE
11
Bch
10
OUT
9
Ach
8
2 KEY
NC
7
BLOCK DIAGRAM
ORDERING INFORMATION
TK15326M
June 1999 TOKO, Inc. Page 1
Tape/Reel Code
TAPE/REEL CODE
TL: Tape Left
Page 2
TK15326
Logic
Input Key
ABSOLUTE MAXIMUM RATINGS
Supply Voltage ...................................................... ±7.5 V
Power Dissipation (Note 5) ................................ 350 mW
Storage Temperature Range ................... -55 to +150 °C
Operating Temperature Range ...................-20 to +75 °C
CONTROL SECTION
Input Voltage ................................... -0.3 V to VCC + 0.3 V
TK15326M ELECTRICAL CHARACTERISTICS
Test conditions: V
LOBMYSRETEMARAPSNOITIDNOCTSETNIMPYTXAMSTINU
= ±4 V, T
CC
= 25 °C, unless otherwise specified.
A
ANALOG SWITCH SECTION
Signal Input Voltage ........................ VEE - 0.3 to VCC + 0.3
Signal Output Current ............................................. 3 mA
Operating Voltage Range............................... ±2 to ±7 V
Maximum Input Frequency..................................100 kHz
I
CC
tnerruCylppuS 2.32.5Am
NOITCESLORTNOCYEK
V
LI
V
HI
Z
NI
ecnadepmItupnI 05kΩ
leveLwoLegatloVtupnI1etoN3.0-8.0+V
leveLhgiHegatloVtupnI8.1V
CC
NOITCESHCTIWSGOLANA
DHTnoitrotsiDcinomraHlatoTV
N
L
esioNlaudiseR2etoN01smrVµ
OSInoitalosI
PESnoitarapeS
NI
V
NI
3etoN
V
NI
3etoN
zHk1=f,smrV1=300.0600.0%
,zHk01=F,smrV1=
,zHk01=f,smrV1=
57-Bd
08-Bd
NYDleveLlangiStupnImumixaM%1.0=DHT,zHk1=f0.2smrV
AVGniaGegatloVzHk02~=f0Bd
V
∆V
tnec
egatloV
egatloVlanimreTtuptuO
lanimreTtuptuO-tupnI
tnec
ecnereffiD
saiBDNG2.0-02.0+V
lennahcemasneewteB331Vm
3.0+V
I
NI
Z
TUO
Note 1: The KEY input equivalent circuit is shown in Figure A.
1 channel and 2 channel is the separate action by 1Key pin and 2 key pin. When the control pin is
open, it is outputted low level (about 1.4 V). Then the A channel input signal is outputted. The
change is carried out at high level.
Note 2: The specification means a value as measurement-input terminal connects to ground
through a capacitor.
Note 3: ISO is a cross talk between A channel and B channel, SEP is a cross talk between 1 channel and 2
channel. The specification means a value as measurement-input termianl connects to ground
through 10 kΩ resistor and capacitor.
Note 4: Input equivalent circuit is shown in Figure B. The standard application of TK15326M is the direct
connecting with the GND bias. When connecting a capacitor, then to supply a bias voltage from
GND to input be any resistor is necessary.
Note 5: Power dissipation is 350 mW when mounted as recommended. Derate at 3.0 mW/°C for operation
above 25°C.
Page 2 June 1999 TOKO, Inc.
tnerruCsaiBtupnI4etoN5.0Aµ
ecnadepmItuptuOecnadepmICD02
V
CC
Input
Figure A
Figure B
Ω
V
EE
Page 3
TEST CIRCUITS AND METHODS
V
SW6
SW7
CC
SW3
50 kΩ
TK15326
1 kHz
1 Vrms
or
2 Vrms
SW9
~
10 kHz
1 Vrms
~
SW8
+
10 µF
10 kΩ
SW5
+
10 µF
SW4
SW2
V
~
1: The above condition represents 1ch.
2: The above conditions distortion rate of 1-Ach and dynamic range measurement.
3: SW5 is for residual noise measurement.
4: SW8 is for cross talk (ISO or SEP) measurement.
SUPPLY CURRENT (FIGURE 1)
This current is a consumption current with a nonloading
condition.
1) Bias supply to Pins 2,4,9,11. (This condition is the same
with other measurements, omitted from the next for
simplicity)
2) Measure the inflow current to Pin 1 from VCC. This current is
the supply current.
50 kΩ
33 µF
+
SW1
V
THD
_
+
33 µF
V
EE
CONTROL LOW/HIGH LEVEL (FIGURE 2)
This level is to measure the threshold level.
1) Input, the VCC to Pin 1 and input V
to Pin 12. (This
EE
condition is the same with other measurements, omitted
from the next for simplicity)
2) Input to Pin 4 with sine wave (f = 1 kHz, VIN = 1 Vrms).
3) Connect an oscilloscope to Pin 3.
4) Drop the control voltage gradually from VCC until the
sine wave appears at the oscilloscope. This voltage is
the threshold level when the wave appears.
CC
AV
50 K
50 K
50 K
50 K
V
EE
Figure 1
V
CC
+
~
Cont.
+
+
V
EE
Figure 2
June 1999 TOKO, Inc. Page 3
Page 4
TK15326
V
CC
Cont.
+
+
V
EE
+
TEST CIRCUITS AND METHODS (CONT.)
CONTROL INPUT IMPEDANCE (FIGURE 3)
This is the input resistance of the control terminal.
1) Measure the inflow current from VCC to Pin 5.
2) Calculate:
IMP = VCC / Inflow Current
This resistance is the input impedance.
V
CC
+
Figure 4
+
V
EE
Figure 3
VOLTAGE GAIN (FIGURE 5)
This is the output level against input level.
1) Pin 5 is in the open condition, or low level.
2) Connect AC volt meters to Pin 4 and Pin 3.
(Using the same type meter is best)
TOTAL HARMONIC DISTORTION (FIGURE 4)
Use the lower distortion oscillator for this measurement
because distortion of the TK15326 is very low.
1) Pin 5 is in the open condition, or low level.
2) Connect a distortion analyzer to Pin 3.
3) Input the sine wave (1 kHz, 1 Vrms) to Pin 4.
4) Measure the distortion of Pin 3. This value is the
distortion of 1-Ach.
5) Next connect Pin 5 to the VCC, or high level.
6) Input the same sine wave to Pin 2.
7) Measure in the same way. This value is the distortion
3) Input a sine wave (f = max. 20 kHz, 1 Vrms) to Pin 4.
4) Measure the level of Pin 4 and name this V1.
5) Measure the level of Pin 3 and name this V2.
6) Calculate Gain = 20 Log (( |V2 - V1| )/V1)
V1<V2 + Gain, V1>V2 - Gain
This value is the voltage gain of 1-Ach.
7) Next, connect Pin 5 to the VCC, or high level.
8) Input the same sine wave to Pin 2.
9) Measure and calculate in the same way.
This value is the maximum input level of 1-Bch.
of 1-Bch.
Page 4 June 1999 TOKO, Inc.
Page 5
TK15326
V
CC
Cont.
+
+
V
EE
+
TEST CIRCUITS AND METHODS (CONT.)
V
CC
+
+
Cont.
Figure 5
MAXIMUM INPUT LEVEL (FIGURE 6)
This measurement measures at output side.
1) Pin 5 is in the open condition, or low level.
2) Connect a distortion analyzer and an AC volt meter to
Pin 3.
3) Input a sine wave (1 kHz) to Pin 4 and elevate the
voltage gradually until the distortion gets to
0.1%.
4) When the distortion amounts to 0.1%, stop elevating and
measure the AC level of Pin 3.
This value is the maximum input level of 1-Ach.
5) Next, connect Pin 5 to the VCC, or high level.
6) Input the same sine wave to Pin 2.
7) Measure in the same way.
This value is the maximum input level of 1-Bch.
+
V
EE
Figure 6
RESIDUAL NOISE (FIGURE 7)
This value is not S/N ratio. This is a noise which occurs from
the device itself.
1) Pin 5 is the open condition, or low level.
2) Connect an AC volt meter to Pin 3.
3) Connect a capacitor from Pin 4 to GND.
4) Measure AC voltage of Pin 3. This value is the noise of
1-Ach. If the influence of noise from outside exists, use
optional filters.
5) Next, connect Pin 5 to the VCC, or high level.
6) Connect to GND through a capacitor from Pin 2.
7) Measure in the same way.
This value is the noise level of 1-Bch.
June 1999 TOKO, Inc. Page 5
Page 6
TK15326
V
CC
Cont.
+
V
EE
+
+
+
10 K
V
CC
+
TEST CIRCUITS AND METHODS (CONT.)
+
Cont.
Figure 7 Figure 8
ISOLATION (FIGURE 8)
This is the cross talk between Ach and Bch.
1) Pin 5 is in the open condition, or low level.
2) Connect AC volt meters to Pin 2 and Pin 3.
3) Connect a capacitor and a resistance to GND
from Pin 4.
4) Input a sine wave (10 kHz, 1 Vrms) to Pin 2.
5) Measure the level of Pin 2 and name this V3.
6) Measure the level of Pin 3 and name this V4.
7) Calculate:
ISO = 20 Log (V4 / V3)
This value is the isolation to Ach from Bch.
8) Next, connect Pin 5 to the VCC, or high level.
9) Change line of Pin 2 and Pin 4.
10) Input the same sine wave to Pin 4.
11) Measure and calculate in the same way.
This value is the isolation to Bch from Ach.
+
V
EE
SEPARATION (FIGURE 9)
This is the cross talk between 1ch and 2ch.
1) Control level is free for Pin 5 and Pin 8.
2) Connect AC volt meters to Pin 4 (or Pin 2) and Pin 10.
3) Connect Pin 9 and Pin 11 to GND through capacitors
and a resistance from Pin 9 and Pin 11 to GND.
4) Input a sine wave (10 kHz, 1 Vrms) to Pin 2 and Pin 4.
5) Measure the level of Pin 4 and name this V5.
6) Measure the level of Pin 10 and name this V6.
7) Calculate:
SEP = 20 Log (V6 / V5)
This value is the separation to 2ch from 1ch.
Page 6 June 1999 TOKO, Inc.
Page 7
TEST CIRCUITS AND METHODS (CONT.)
TK15326
V
CC
++
+
Cont.
+
+
10 K
+
V
EE
V
CC
+
Cont.
+
V
EE
Figure 10Figure 9
I/O TERMINAL VOLTAGE (FIGURE 10)
This is the DC voltage of input and output.
Because the input and the output are nearly equal, only the
output is measured.
1) Pin 5 is in the open condition, or low level.
2) Connect a DC volt meter to Pin 3 and measure.
This value is the terminal voltage of 1-Ach.
3) Next, connect Pin 5 to the VCC, or high level.
4) Measure in the same way.
This value is the terminal voltage of 1-Bch.
OUTPUT TERMINAL DIFFERENCE
This is the DC output voltage difference between Ach and
Bch. This is calculated by using values measured at the
I/O Terminal Voltage.
∆ Vcent = | (1 - Ach value) - (1 - Bch value) |
This value is the voltage difference of 1ch.
June 1999 TOKO, Inc. Page 7
Page 8
TK15326
LEVEL
(dB)
THD
(%)
THD
(%)
LEVEL
(V
)
LEVEL
(dB)
TYPICAL PERFORMANCE CHARACTERISTICS
VCC = 8 V, TA = 25 °C, unless otherwise specified.
SUPPLY CURRENT
5
4
3
(mA)
CC
I
2
1
0
0 ±1 ±2 ±3 ±4 ±5 ±6 ±7 ±8
5
4
rms
3
SUPPLY VOLTAGE
V
(V)
CC
DYNAMIC RANGE
vs. SUPPLY VOLTAGE
VS.
TOTAL HARMONIC DISTORTION
0.1
0.01
0.001
0.1 1 10 100
2
vs. FREQUENCY
f (kHz)
DYNAMIC RANGE
vs. LOAD RESISTANCE
TOTAL HARMONIC DISTORTION
0.1
0.01
0.001
-60
-70
-80
vs. LOAD RESISTANCE
0.1 1 10 100
RL (kΩ)
ISOLATION
vs. FREQUENCY
2
1
0
0 ±1 ±2 ±3 ±4 ±5 ±6 ±7 ±8
VCC (V)
SEPARATION
-60
-70
-80
-90
-100
-110
0.1 1 10 100
vs. FREQUENCY
f (kHz)
1
LEVEL (Vrms)
0
0.1 1 10 100
RL (kΩ)
CONTROL THRESHOLD
TEMPERATURE
1.5
1
LEVEL (V)
0.5
0
-20 0 20 40 60 80
TA (°C)
VS.
-90
-100
-110
0.1 1 10 100
f (kHz)
VOLTAGE GAIN VS.
TEMPERATURE
+.1
0
GVA (dB)
-.1
-20 0 20 40 60 80
TA (°C)
Page 8 June 1999 TOKO, Inc.
Page 9
TYPICAL PERFORMANCE CHARACTERISTICS (CONT.)
V
= 8 V, TA = 25 °C, unless otherwise specified.
CC
TK15326
RESIDUAL NOISE VS.
TEMPERATURE
6
4
LEVEL (µVrms)
2
0
-20 0 20 40 60 80
TA (°C)
3
2
LEVEL (mV)
1
0
-20 0 20 40 60 80
TERMINAL VOLTAGE AND CIRCUIT
Condition: VCC = +4 V, VEE = -4 V.
.ONNIPTNEMNGISSAEGATLOVCDNOITCNUF/TIUCRIC
1V
2
4
9
11
CC
BNI,ANI
nepO:tupnI
V0:tupnI
OUTPUT DIFFERENCE VS.
TEMPERATURE
TA (°C)
V4+niPegatloVylppuS+
gnitaolF
V0
INPUT BIAS CURRENT VS.
1.2
1.0
.8
.6
.4
CURRENT (µA)
.2
0
-20 0 20 40 60 80
TEMPERATURE
TA (°C)
niPtupnIlangiS
3
01
TUO
100
nepO:tupnI
V0:tupnI
V3.3-
V0
niPtuptuOlangiS
5
YEKV0
50 K
8
niPlortnoC
6DNGV0niPdnuorG
7CNgnitaolFniPtcatnoCoN
21VEEV4-niPegatloVylppuS-
June 1999 TOKO, Inc. Page 9
Page 10
TK15326
1OUT
2AIN
V
CC
GND
2OUT
1KEY 2KEY
2BIN
1AIN
1BIN
V
EE
+
R
L
10 µF
1Bin
11
10
9
8
7
2 Bin
1Key
2Key
+
R
L
10 µF
+
33 µF
1Ain 2Ain
V
CC
V
EE
+
33 µF
APPLICATION INFORMATION
KEY INPUT CIRCUIT
1ch and 2ch is separate action by each control keys. Figure
11 is an equivalence circuit of key input. When terminal of
key is the open, is outputting high level (about 1.4 V), and
then Ach input signal is outputted. The channel at TK15326M
can be changed by high level.
Key in
to Logic
Figure 11
SWITCHING TIME
This time is the signal change response time compared to
the control key input signal. Figure 12 illustrates the timimg
chart. T = 2 µs typically.
Bch (Ach)
Key in
50%
Ach (Bch)
SW out
t
Figure 12
Figure 13
CROSS TALK (ISOLATION AND SEPARATION)
Figure 14 is an example of a layout pattern. As the
TK15326M is a direct coupling type, the influence by
applications is not almost. But, if it is coupled at the
capacitor, by high impedance at input, capacitors
acccomplishes the antenna action each other. Then in
case its parts are bigger, and the space between capacitors
is too narrow, cross talk will increase. Therefore, when
designing the print circuit pattern, separate the input
capacitors as far as possible and use smaller parts. (e.g.,
surface mount type)
APPLICATION
Figure 13 illustrates an example of a typical application.
The standard application is to use direct coupling at GND
level at the inputs and outputs of the TK15326M. For
characteristics of distortion and dynamic range versus RL,
refer to the graphs in the Typical Performance Characteristics. The TK15326M can be used at the capacitor
coupling too, but then the bias supply is necessary from the
GND level.
Page 10 June 1999 TOKO, Inc.
Figure 14
Page 11
TK15326
APPLICATION INFORMATION (CONT.)
OUTPUT TERMINAL VOLTAGE DIFFERENCE
This parameter is the output voltage difference between Ach and Bch, and appears when the channel changes from Ach
to Bch, or changes to the reverse. Generally, this is called Switching Noise or Pop Noise. If this value is big and if this
noise is amplified by the final amplifier and is outputted by the speakers, then it appears as a Shock Sound. Output terminal
voltage difference of the TK15326M is a value that adds the internal bias difference and the off-set voltage difference. The
value of the TK15326M is very small; its maximum value is 3 mV. So almost the output bias difference will be decided by
the supply bias difference. Toko can offer the “Muting IC” if users wish to mute Switching Noise.
DIRECT TOUCH
The signal input terminals:
Internal circuits are operated by constant current circuit, even if VCC or GND is contacted, damage does not occur.
The signal output terminal:
Outflow or inflow current is decided by ability of final transistor, but protection circuit is not attached. If GND or VCC are
contacted damage may occur. Pay attention to long time contact. Do not supply over the maximum rating.
Referenced to GND, do not provide to all terminals over VCC +0.3 V or -0.3 V.
DC SIGNAL INPUT
The output of the TK15326M has a saturation voltage (both VCC and VEE sides about 1.0 V); accordingly the use of a DC
signal is not recommend (e.g., the pulse signal etc.)
NC TERMINAL
NC terminals are not wired inside IC by bonding wire. NC terminals are not tested so do not connect at outside.
June 1999 TOKO, Inc. Page 11
Page 12
TK15326
PACKAGE OUTLINE
SSOP-12
12
Lot. No.
AAA
YYY
+0.15
-0.05
0.3
Marking Information
0.4
1.2
7
61
5.0
Marking
5.4
e1
4.4
1.7 max
1.4
0 ~ 0.2
e
0.8
M0.10
0.1
e
0.8
Recommended Mount Pad
0 ~ 10
0.5
+
0.3
6.0
+0.15
-0.15
0.15
TK15326M 326
Dimensions are shown in millimeters
Tolerance: x.x = ± 0.2 mm (unless otherwise specified)
Toko America, Inc. Headquarters
1250 Feehanville Drive, Mount Prospect, Illinois 60056
Tel: (847) 297-0070 Fax: (847) 699-7864
TOKO AMERICA REGIONAL OFFICES
Midwest Regional Office
Toko America, Inc.
1250 Feehanville Drive
Mount Prospect, IL 60056
Tel: (847) 297-0070
Fax: (847) 699-7864
Western Regional Office
Toko America, Inc.
2480 North First Street , Suite 260
San Jose, CA 95131
Tel: (408) 432-8281
Fax: (408) 943-9790
Eastern Regional Office
Toko America, Inc.
107 Mill Plain Road
Danbury, CT 06811
Tel: (203) 748-6871
Fax: (203) 797-1223
Semiconductor Technical Support
Toko Design Center
4755 Forge Road
Colorado Springs, CO 80907
Tel: (719) 528-2200
Fax: (719) 528-2375
Visit our Internet site at http://www.tokoam.com
The information furnished by TOKO, Inc. is believed to be accurate and reliable. However, TOKO reserves the right to make changes or improvements in the design, specification or manufacture of its
products without further notice. TOKO does not assume any liability arising from the application or use of any product or circuit described herein, nor for any infringements of patents or other rights of
third parties which may result from the use of its products. No license is granted by implication or otherwise under any patent or patent rights of TOKO, Inc.
Page 12 June 1999 TOKO, Inc.
All Rights Reserved
IC-119-TK119xx
0798O0.0K
Printed in the USA© 1999 Toko, Inc.
Loading...