IDSSDrain Saturation Current4410mA
GMTransconductance2970mS
VPPinch Off Voltage-1.85V
BVGSBreakdown Voltage Gate-Source-22V
BVGDBreakdown Voltage Gate-Drain-22V
Example of DC I-V Curves
Vg = 0.0 V to -2.75 V in 0.25 steps TA = 25°C
4500
4000
3500
3000
2500
2000
1500
Drain Current (mA)
1000
500
0
0123456789
Drain Voltage (V)
Absolute Maximum Ratings
Drain-to-source Voltage, Vds..............................…………………………………………..........12 V
Gate-to-source Voltage, Vgs..................………………………………………….............-5 V to 0 V
Storage Temperature.....................…………………………………….….............… -65°C to 200°C
Power Dissipation...........…………….………………………………………..refer to Thermal Model
Operating Channel Temperature………………………………………….….refer to Thermal Model
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those indicated in this document is not implied. Exposure to absolute maximum rated conditions for extended
periods of time may affect device reliability.
Tc = 2.052 + 6.796 x Pd + 0.1465 x Pd 2 + (1.002 + 0.01999 x Pd + 0.0002725 x Pd 2) x Tbase
(Predicted Channel Temperature equation for the given assembly stack up)
This model assumes perfect solder connections (no voids) between the FET and the carrier plate.
Units: mils (mm)
Thickness: 4.0 (0.10)
Gate pad sizes are 4.0 x 4.0 (0.10 x 0.10)
Drain pad sizes are 4.7 x 14.5 (0.12 x 0.37)
A minimum of four gate bonds and eight drain
bonds is recommended for operation. Sources are
connected to backside metalization. Alternate gate
and drain pads are located on either end of the
FET for paralleling TGF4118-EPUs.
Application circuit for the TGF4118-EPU at 2.3 GHz
The FET is soldered using AuSn solder at 300 C for 30 secs. Input and Output matching networks are
0.381 mm ZrSn Tioxide substrates (Er = 38). The design load impedance is between 4 Ω and 5 Ω with
the 6 pF output capacitance of the FETincluded in the output network. For further explanation refer to
the application note “Designing High Efficiency Amplifiers using HFETs”. The carrier plate is 0.51 mm
gold plated copper molybdenum. Gold wire (0.018 mm) is used for the bonds. Four gate bonds are
required with a length of 0.42 mm. Eight drain bonds are required with a length of 0.42 mm. Bondwire
end points on the FET are in the middle of the bond pads. Refer to the figures above for bondwire
locations. Connection between the 50 ohm line input to the input match is made by a parallel RC
network. R1 in this network is 10 ohms, and C1 is 5.6 pF. The components used are surface mount
0603 piece parts.