Product specification
Supersedes data of June 1994
File under Integrated Circuits, IC02
1996 Nov 26
Page 2
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
FEATURES
• 8-bit resolution
• Sampling rate up to 32 MHz
• Binary or two’s complement 3-state TTL outputs
• TTL-compatible digital inputs and outputs
APPLICATIONS
• Video signal decoding
• Scrambled TV (encoding and decoding)
• Digital picture processing
• Frame grabbing.
• Internal reference voltage regulator
• Power dissipation of 365 mW (typical)
• Input selector circuit (one out of three video inputs)
• Clamp and Automatic Gain Control (AGC) functions for
CVBS and Y signals
• No sample-and-hold circuit required
GENERAL DESCRIPTION
The TDA8708B is an analog input interface for video signal
processing. It includes a video amplifier with clamp and
gain control, an 8-bit Analog-to-Digital Converter (ADC)
with a sampling rate of 32 MHz and an input selector.
• The TDA8708B has no white peak control in mode 2
whereas the TDA8708A has control in modes 1 and 2
• In-range output (not TTL levels).
QUICK REFERENCE DATA
SYMBOLPARAMETERMIN.TYP.MAX.UNIT
V
V
V
I
CCA
I
CCD
I
CCO
CCA
CCD
CCO
analog supply voltage4.55.05.5V
digital supply voltage4.55.05.5V
TTL output supply voltage4.25.05.5V
analog supply current−3745mA
digital supply current−2430mA
TTL output supply current−1216mA
ILEDC integral linearity error−−±1LSB
DLEDC differential linearity error−−±0.5LSB
f
clk(max)
maximum clock frequency3032−MHz
Bmaximum −3 dB bandwidth (AGC amplifier)1218−MHz
P
tot
total power dissipation−365500mW
ORDERING INFORMATION
PACKAGE
TYPE NUMBER
NAMEDESCRIPTIONVERSION
TDA8708BTSO28plastic small outline package; 28 leads; body width 7.5 mmSOT136-1
1996 Nov 262
Page 3
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
BLOCK DIAGRAM
handbook, full pagewidth
video input 0
video input 1
video input 2
clamp capacitor
connection
AGC capacitor
connection
in-range
output
video input
selection bit 0
16
17
SELECTOR
18
24
25
28
sync level
sync pulse
video input
selection bit 1
INPUT
AGC &
CLAMP
LOGIC
&
MODE
SELECTION
2726
VIDEO
AMPLIFIER
black level
sync pulse
analog
voltage
output
digital V
(+ 5 V)
ADC
input
19 201415
AMP.
TDA8708B
PEAK LEVEL
DIGITAL COMPARATOR
BLACK LEVEL
DIGITAL COMPARATOR
SYNC LEVEL
DIGITAL COMPARATOR
6
CCD
822
digital
ground
clock
decoupling
input
input
5217
8 - bit
ADC
analog V
CCA
(+ 5 V)
TTL outputs V (+ 5 V)
TTL
OUTPUTS
23
analog
ground
CCO
9
1
2
3
4
10
11
12
13
output format/
chip enable
(3-state input)
D7
D6
D5
D4
D3
D2
D1
D0
MSA672
Fig.1 Block diagram.
1996 Nov 263
Page 4
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
PINNING
SYMBOLPINDESCRIPTION
D71data output; bit 7 (MSB)
D62data output; bit 6
D53data output; bit 5
D44data output; bit 4
CLK5clock input
V
V
The TDA8708B provides a simple interface for decoding
video signals.
The TDA8708B operates in configuration mode 1
(see Fig.4) when the video signals are weak (i.e. when the
gain of the AGC amplifier has not yet reached its optimum
value). This enables a fast recovery of the synchronization
pulses in the decoder circuit. When the pulses at the
GATE A and GATE B inputs become distinct (GATE A and
GATE B pulses are synchronization pulses occurring
during the sync period and rear porch respectively) the
TDA8708B automatically switches to configuration mode 2
(see Fig.5).
When the TDA8708B is in configuration mode 1, the gain
of the AGC amplifier will be roughly adjusted (sync level to
a digital output level of 0 and the peak level to a digital
output level of 255).
The voltage across the capacitor connected to the AGC
pin controls the gain of the video amplifier. This is the gain
control loop.
The sync level comparator is active during a positive-going
pulse at the GATE A input. This means that the sync pulse
of the composite video signal is used as an amplitude
reference. The bottom of the sync pulse is adjusted to
obtain a digital output of logic 0 at the converter output.
As the black level is at digital level 64, the sync pulse will
have a digital amplitude of 64 LSBs.
The use of nominal signals will prevent the output from
exceeding a digital code of 213.
The clamp level control is accomplished by using the same
techniques as used for the gain control. The black-level
digital comparator is active during a positive-going pulse at
the GATE B input. The clamp capacitor will be charged or
discharged to adjust the digital output to code 64.
In configuration mode 2 the digital output of the ADC is
compared to internal digital reference levels.
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
SYMBOLPARAMETERMIN.MAX.UNIT
V
V
V
∆V
V
I
O
T
T
T
CCA
CCD
CCO
CC
I
stg
amb
j
analog supply voltage−0.3+7.0V
digital supply voltage−0.3+7.0V
TTL output supply voltage−0.3+7.0V
supply voltage differences:
thermal resistance from junction to ambient in free air70K/W
V
1996 Nov 265
Page 6
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
CHARACTERISTICS
V
CCA=V22
shorted together; V
T
amb
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
Supplies
V
CCA
V
CCD
V
CCO
I
CCA
I
CCD
I
CCO
Video amplifier inputs
VIN0
V
I(p-p)
Z
input impedancefi= 6 MHz1020−kΩ
i
C
i
I0 AND I1 TTL INPUTS (see Table 1)
V
IL
V
IH
I
IL
I
IH
GATE A AND GATE B TTL INPUTS (see Figs 4 and 5)
V
IL
V
IH
I
IL
I
IH
t
W
AGC INPUT (PIN 25)
V
25(min)
V
25(max)
CLAMP
V
24
I
24
to V23= 4.5 to 5.5 V; V
CCA
to V
= −0.5 to +0.5 V; V
CCD
CCD=V6
to V8= 4.5 to 5.5 V; V
= 0 to +70 °C; typical readings taken at V
analog supply voltage4.55.05.5V
digital supply voltage4.55.05.5V
TTL output supply voltage4.25.05.5V
analog supply current−3745mA
digital supply current−2430mA
TTL output supply currentTTL load (see Fig.8)−1216mA
TO VIN2 INPUTS
input voltage (peak-to-peak value)AGC load with external
input capacitancefi= 6 MHz−1−pF
LOW level input voltage0−0.8V
HIGH level input voltage2.0−V
LOW level input currentVI= 0.4 V−400−−µA
HIGH level input currentVI= 2.7 V−−20µA
AGC voltage for minimum gain−2.8−V
AGC voltage for maximum gain−4.0−V
AGC output currentsee Table 2
INPUT (PIN 24)
clamp voltage for code 128 output−3.5−V
clamp output currentsee Table 3
to V
CCO
CCA=VCCD=VCCO
= −0.5 to +0.5 V; V
CCD
capacitor; note 1
CCO=V7
= 5 V and T
to V8= 4.2 to 5.5 V; AGND and DGND
to V
CCA
=25°C; unless otherwise specified.
amb
= −0.5 to +0.5 V;
CCO
0.6−1.5V
CCD
CCD
V
V
1996 Nov 266
Page 7
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
Video amplifier outputs
ANOUT OUTPUT (PIN 19)
V
19(p-p)
AC output voltage
(peak-to-peak value)
I
19
I
O(p-p)
V
19
Z
19
internal current sourceRL= ∞2.02.5−mA
output current driven by the loadV
DC output voltage for black levelnote 3−V
output impedance−20−Ω
Video amplifier dynamic characteristics
α
ct
G
diff
ϕ
diff
crosstalk between VIN inputsV
differential gainV
differential phaseV
B−3 dB bandwidth12−−MHz
S/Nsignal-to-noise rationote 460−−dB
SVRR1supply voltage ripple rejectionnote 5−45−dB
∆Ggain rangesee Fig.10−4.5−+6.0dB
G
stab
gain stability as a function of supply
voltage and temperature
V
= 1.33 V (p-p);
VIN
−1.33−V
V25= 3.6 V
ANOUT
= 1.33 V (p-p);
−−1.0mA
note 2
− 2.24 −V
CCA
= 4.75 to 5.25 V−−50−45dB
CCA
= 1.33 V (p-p);
VIN
−2−%
V25= 3.6 V
= 1.33 V (p-p);
VIN
−0.8−deg
V25= 3.6 V
see Fig.10−−5%
Analog-to-digital converter inputs
CLK
INPUT (PIN 5)
V
IL
V
IH
I
IL
I
IH
|Z
|input impedancef
i
C
I
LOW level input voltage0−0.8V
HIGH level input voltage2.0−V
LOW level input currentV
HIGH level input currentV
input capacitancef
OF INPUT (3-STATE; see Table 4)
V
IL
V
IH
V
9
I
IL
I
IH
LOW level input voltage0−0.2V
HIGH level input voltage2.6−V
input voltage in high impedance state−1.15−V
LOW level input current−370−300−µA
HIGH level input current−300450µA
CCD
= 0.4 V−400−−µA
clk
= 2.7 V−−100µA
clk
= 10 MHz−4−kΩ
clk
= 10 MHz−4.5−pF
clk
CCD
V
V
1996 Nov 267
Page 8
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
ADCIN INPUT (PIN 20; see Table 5)
V
20
V
20
V
20(p-p)
input voltagedigital output = 00−V
input voltagedigital output = 255−V
input voltage amplitude
−1.0−V
(peak-to-peak value)
I
20
input impedancefi= 6 MHz−50−MΩ
Z
i
C
i
input current−1.010µA
input capacitancefi= 6 MHz−1−pF
Analog-to-digital converter outputs
IR
OUTPUT (PIN 28)
V
OL
V
OH
I
O
LOW level output voltage−−1.7V
HIGH level output voltage1.9−−V
output current−500−−µA
DIGITAL OUTPUTS D0 TO D7
V
OL
V
OH
I
OZ
LOW level output voltageIOL=2mA0−0.6V
HIGH level output voltageIOL= −0.4 mA2.4−V
output current in 3-state mode0.4V<VO<V
CCD
−20−+20µA
Switching characteristics
f
clk(max)
Analog signal processing (f
G
diff
maximum clock input frequencysee Fig.6; note 63032−MHz
= 32 MHz); see Fig.8
clk
differential gainV20= 1.0 V (p-p);
−2−%
see Fig.7; note 7
ϕ
diff
f
1
f
all
differential phasesee Fig.7; note 7−2−deg
fundamental harmonics (full-scale)fi= 4.43 MHz; note 7−−0dB
harmonics (full-scale);
fi= 4.43 MHz; note 7−−55−dB
all components
SVRR2supply voltage ripple rejectionnote 8−15%/V
− 2.42 −V
CCA
− 1.41 −V
CCA
CCD
V
Transfer function (see Fig.8)
ILEDC integral linearity error−−±1LSB
DLEDC differential linearity error−−±0.5LSB
ILEAC integral linearity errornote 9−−±2LSB
Timing (f
D
IGITAL OUTPUTS (C
t
ds
t
h
t
d
t
dEZ
t
dDZ
= 32 MHz) see Figs 6, 7 and 8
clk
= 15 pF; IOL=2mA;RL=2kΩ)
L
sampling delay time−2−ns
output hold time68−ns
output delay time−1620ns
3-state delay time; output enable−1925ns
3-state delay time; output disable−1420ns
1996 Nov 268
Page 9
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
Notes
1. 0 dB is obtained at the AGC amplifier when applying V
2. The output current at pin 19 should not exceed 1 mA. The load impedance RL should be referenced to V
defined as:
a) AC impedance ≥1kΩ and the DC impedance >2.7 kΩ.
b) The load impedance should be coupled directly to the output of the amplifier so that the DC voltage supplied by
the clamp is not disturbed.
3. Control mode 2 is selected.
i(p-p)
= 1.33 V.
CCA
and
S
4. Signal-to-noise ratio measured with 5 MHz bandwidth:.
= 1 V (p-p), gain at 100 kHz = 1 and 1 V supply variation.
for V
I
6. It is recommended that the rise and fall times of the clock are ≥2 ns. In addition, a ‘good layout’ for the digital and
analog grounds is recommended.
7. These measurements are realized on analog signals after a digital-to-analog conversion (TDA8702 is used).
8. The supply voltage rejection is the relative variation of the analog signal (full-scale signal at input) for 1 V of supply
variation:
(1) Typical value (V
(2) Minimum and maximum values (temperature and supply).
CCA=VCCD
= 5 V; T
amb
=25°C).
33.43.84.2
Fig.10 Gain control curve.
1996 Nov 2614
(1)
(2)
V (V)
25
Page 15
1996 Nov 2615
INTERNAL PIN CIRCUITRY
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
pins 1 to 4
and 10 to 13
data outputs
pin 5
clock input
pin 9
OF
pins 14 or 15
I ,I
01
DGND
DGND
DGND
4 V
V
REF
BE
V
CCA
V
CCO
V
CCD
1.5 V
V
CCD
chip enable
binary/
two's complement
DGND
20
kΩ
pin 28
IR
V
CCD
TDA8708B
V
CCA
pins 26 or 27
GATE A or GATE B
DGND
V
CCA
2.5
mA
V
CCD
AGND
pin 25
AGC
DGND
I
V
V
CCD
CCA
pin 6
V
CCD
pin 7
V
CCO
AGND
V
CCA
I
V
1
CCA
1
V
bottom
I
2
V
CCA
V
top
V
mid
V
REF
pin 22
V
CCA
pin 24
CLAMP
pin 8
DGND
pin 23
AGND
AGND
AGND
pins 16 to 18
VIN0, VIN1 and VIN2
AGND
pin 19
ANOUT
handbook, full pagewidth
Fig.11 Internal pin configuration.
pin 20
ADCIN
AGND
pin 21
DEC
AGND
MSA675
Page 16
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
APPLICATION INFORMATION
Additional information can be found in the laboratory report of TDA8708A
handbook, full pagewidth
clock
5 V
data outputs
100 Ω
(1)
22 Ω
data outputs
33 pF
22 nF
22 nF
10 pF
1
2
3
4
5
6
7
TDA8708B
8
9
10
11
12
13
28
27
26
25
24
23
22
21
20
19
18
17
16
(2)
horizontal sync
horizontal clamp
220 nF
18 nF
1 µF
1 µF
4.7 µF
“FBL/AN9308”
10 nF
1µH
5 V
LOW PASS
FILTER
4.7 µF
4.7 µF
75 Ω
.
5 V
(3)
75 Ω
14
(1) It is recommended to decouple V
device.
(2) When IR is not used, it must be connected to ground via a 47 pF capacitor.
(3) See Figs 13 and 15 for examples of the low-pass filters.
through a 22 Ω resistor especially when the output data of TDA8708B interfaces with a capacitive CMOS load
CCO
Fig.12 Application diagram.
1996 Nov 2616
15
75 Ω
MSA673
Page 17
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
22 µH
book, full pagewidth
ANOUT
(pin 19)
This filter can be adapted to various applications with respect to performance requirements. An input and output impedance of at least 680 Ω and 2.2 kΩ
must in any event be applied.
680 Ω
V
i
12 pF12 pF
27 pF68 pF27 pF
22 µH
V
CCA
(pin 22)
2.2 kΩ
MBB966 - 1
ADCIN
(pin 20)
V
o
Fig.13 Example of a low-pass filter for CVBS and Y signals.
Characteristics of Fig.14:
• Order 5; adapted CHEBYSHEV
handbook, halfpage
0
α
(dB)
40
MSA682
• Ripple ρ≤0.4 dB
• f = 6.5 MHz at −3dB
• f
= 9.75 MHz.
notch
80
120
160
01030
20
f (MHz)
Fig.14 Frequency response for filter shown in
Fig.13.
1996 Nov 2617
Page 18
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
andbook, full pagewidth
This filter can be adapted to various applications with respect to performance requirements. An input and output impedance of at least 680 Ω and 2.2 kΩ
must in any event be applied.
ADOUT
(pin 19)
680 Ω
V
i
82 µH
2.2 kΩ
15 pF15 pF
V
CCA
(pin 22)
MSA678
ADCIN
(pin 20)
V
o
Fig.15 Example of an economical low-pass filter for CVBS and Y signals.
Characteristics of Fig.16:
• Order 5; adapted CHEBYSHEV
handbook, halfpage
0
α
(dB)
MSA681
• Ripple ρ≤0.4 dB
• f = 6.5 MHz at −3 dB.
10
20
30
40
01030
20
f (MHz)
Fig.16 Frequency response for filter shown in
Fig.15.
1996 Nov 2618
Page 19
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
PACKAGE OUTLINE
SO28: plastic small outline package; 28 leads; body width 7.5 mm
D
c
y
Z
28
pin 1 index
1
e
15
14
w M
b
p
SOT136-1
E
H
E
Q
A
2
A
1
L
p
L
detail X
(A )
A
X
v M
A
A
3
θ
0510 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
mm
OUTLINE
VERSION
SOT136-1
A
max.
2.65
0.10
A
1
0.30
0.10
0.012
0.004
A2A
2.45
2.25
0.096
0.089
IEC JEDEC EIAJ
075E06 MS-013AE
0.25
0.01
b
3
p
0.49
0.32
0.36
0.23
0.019
0.013
0.014
0.009
UNIT
inches
Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
(1)E(1)(1)
cD
18.1
7.6
7.4
0.30
0.29
1.27
0.050
17.7
0.71
0.69
REFERENCES
1996 Nov 2619
eHELLpQ
10.65
10.00
0.419
0.394
1.4
0.055
1.1
0.4
0.043
0.016
1.1
1.0
0.043
0.039
PROJECTION
0.25
0.250.1
0.01
0.01
EUROPEAN
ywvθ
Z
0.9
0.4
8
0.004
ISSUE DATE
0.035
0.016
95-01-24
97-05-22
0
o
o
Page 20
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
SOLDERING
Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our
“IC Package Databook”
Reflow soldering
Reflow soldering techniques are suitable for all SO
packages.
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
(order code 9398 652 90011).
Wave soldering
Wave soldering techniques can be used for all SO
packages if the following conditions are observed:
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave) soldering
technique should be used.
• The longitudinal axis of the package footprint must be
parallel to the solder flow.
• The package footprint must incorporate solder thieves at
the downstream end.
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
Repairing soldered joints
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
1996 Nov 2620
Page 21
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1996 Nov 2621
Page 22
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
NOTES
1996 Nov 2622
Page 23
Philips SemiconductorsProduct specification
Video analog input interfaceTDA8708B
NOTES
1996 Nov 2623
Page 24
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Internet: http://www.semiconductors.philips.com
Printed in The Netherlands537021/1200/04/pp24 Date of release: 1996 Nov 26Document order number: 9397 75001456
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.