Datasheet TDA4853, TDA4854 Datasheet (Philips)

Download

Page 1

INTEGRATED CIRCUITS

DATA SH EET

TDA4853; TDA4854

C-bus autosync deflection

controllers for PC/TV monitors

Product speciﬁcation Supersedes data of 1998 May 12 File under Integrated Circuits, IC02

1999 Jul 13

Page 2

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

FEATURES Concept features

• Full horizontal plus vertical autosync capability; TV and VCR mode included

• Extended horizontal frequency range from 15 to 130 kHz

• Comprehensive set of I2C-bus driven geometry adjustments and functions, including standby mode

• Very good vertical linearity

• Moire cancellation

• Start-up and switch-off sequence for safe operation of

all power components

• X-ray protection

• Flexible switched mode B+ supply function block for

feedback and feed forward converter

• Internally stabilized voltage reference

• Drive signal for focus amplifiers with combined

horizontal and vertical parabola waveforms (TDA4854)

• DC controllable inputs for Extremely High Tension (EHT) compensation

• SDIP32 package.

Synchronization

• Can handle all sync signals (horizontal, vertical, composite and sync-on-video)

• Output for video clamping (leading/trailing edge selectable by I2C-bus), vertical blanking and protection blanking

• Output for fast unlock status of horizontal synchronization and blanking on grid 1 of picture tube.

Vertical section

• I2C-bus controllable vertical picture size, picture position, linearity (S-correction) and linearity balance

• Output for I2C-bus controllable vertical sawtooth and parabola (for pin unbalance and parallelogram)

• Vertical picture size independent of frequency

• Differential current outputs for DC coupling to vertical

booster

• 50 to 160 Hz vertical autosync range.

East-West (EW) section

• I2C-bus controllable output for horizontal pincushion, horizontal size, corner and trapezium correction

• Optional tracking of EW drive waveform with line frequency selectable by I2C-bus.

Focus section of TDA4854

• I2C-bus controllable output for horizontal and vertical parabolas

• Verticalparabolaisindependentoffrequencyandtracks with vertical adjustments

• Horizontal parabola independent of frequency

• Pre-correction of delay in focus output stage.

TDA4853; TDA4854

Horizontal section

• I2C-bus controllable wide range linear picture position, pin unbalance and parallelogram correction via horizontal phase

• Frequency-lockedloopforsmoothcatchingofhorizontal frequency

• TV mode at 15.625 or 15.750 kHz selectable by I2C-bus

• Simple frequency preset of f

resistors

• Low jitter

• Soft start for horizontal and B+ control drive signals.

1999 Jul 13 2

min

and f

by external

max

Page 3

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

GENERAL DESCRIPTION

The TDA4854 is a high performance and efficient solution for autosync monitors. All functions are controllable by I2C-bus.

The TDA4854 provides synchronization processing, horizontal and vertical synchronization with full autosync capability, a TV/VCR mode and very short settling times after mode changes. External power components are givenagreatdeal of protection. The IC generates the drive waveforms for DC-coupled vertical boosters such as the TDA486x and TDA835x.

QUICK REFERENCE DATA

SYMBOL PARAMETER MIN. TYP. MAX. UNIT

CC(stb)

supply voltage 9.2 − 16 V supply current − 70 − mA

supply current during standby mode − 9 − mA VSIZE vertical size 60 − 100 % VGA VGA overscan for vertical size − 16.8 − % VPOS vertical position −±11.5 − % VLIN vertical linearity (S-correction) −2 −−46 % VLINBAL vertical linearity balance −±2.5 − % V

HSIZE

HPIN

HEHT

HTRAP

HCOR

horizontal size voltage 0.13 − 3.6 V

horizontal pincushion voltage (EW parabola) 0.04 − 1.42 V

horizontal size modulation voltage 0.02 − 0.69 V

horizontal trapezium correction voltage −±0.33 − V

horizontal corner correction voltage −0.64 − +0.08 V HPOS horizontal position −±13 − % HPARAL horizontal parallelogram −±1−% HPINBAL EW pin unbalance −±1−% T

amb

operating ambient temperature −20 − +70 °C

The TDA4854 provides extended functions e.g. as a flexible B+ control, an extensive set of geometry control facilities, and a combined output for horizontal and vertical focus signals.

The TDA4853 is an economy version of the TDA4854, especially designed for use in 14” and 15” monitors with combined EHT generation. It provides the same features as the TDA4854 except for the dynamic focus block.

Together with the I2C-bus driven Philips TDA488x video processor family, a very advanced system solution is offered.

ORDERING INFORMATION

TYPE

NUMBER

NAME DESCRIPTION VERSION

PACKAGE

TDA4853 SDIP32 plastic shrink dual in-line package; 32 leads (400 mil) SOT232-1 TDA4854 SDIP32 plastic shrink dual in-line package; 32 leads (400 mil) SOT232-1

1999 Jul 13 3

Page 4

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

1999 Jul 13 4

ok, full pagewidth

BLOCK DIAGRAMS

Philips Semiconductors Product speciﬁcation

PC/TV monitors

C-bus autosync deﬂection controllers for

clamping

blanking

HUNLOCK

9.2 to 16 V

(TTL level)

SDA SCL

(TTL level)

VSYNC

CLBL

PGND

SGND

HSYNC

VIDEO CLAMPING

VERTICAL BLANK

HUNLOCK

OUTPUT

19 18

RECEIVER

H/C SYNC INPUT

VERTICAL

SYNC INPUT

AND POLARITY

CORRECTION

AND

I2C-BUS

SUPPLY

AND

REFERENCE

AND POLARITY

CORRECTION

VERTICAL

SYNC

INTEGRATOR

HORIZONTAL

VERTICAL POSITION

VERTICAL SIZE, VOVSCN

PROTECTION

AND SOFT START

I2C-BUS REGISTERS

COINCIDENCE DETECTOR

FREQUENCY DETECTOR

PLL1 AND POSITION

EHT compensation

via vertical size

100

(5%)

150

kΩ (1%)

23 22 21 31

VERTICAL

OSCILLATOR

AND AGC

EHT compensation

via horizontal size

VSMODVAGCVCAPVREF HSMOD

EHT COMPENSATION

HORIZONTAL SIZE

AND

VERTICAL SIZE

TDA4853

TV MODE

HORIZONTAL OSCILLATOR

PROTECTION

PLL2, PARALLELOGRAM,

PIN UNBALANCE AND

HORIZONTAL PINCUSHION HORIZONTAL CORNER HORIZONTAL TRAPEZIUM HORIZONTAL SIZE

X-RAY

SOFT START

EWDRV 11

EW-OUTPUT

7 V

1.2 V

VERTICAL OUTPUT

VERTICAL LINEARITY VERTICAL LINEARITY

BALANCE

OUTPUT

ASYMMETRIC

EW-CORRECTION

B+

CONTROL

HORIZONTAL

OUTPUT

STAGE

6 4 3 5

ASCOR

BDRV BSENS BOP BIN

HDRV

VOUT2

VOUT1

X-RAY

B+ CONTROL APPLICATION

(2)

(video)

3.3 kΩ

100 nF

8.2 nF

HBUF

HREF

(1%)

28 29

(1)

(1) For the calculation of fH range see Section “Calculation of line frequency range”. (2) See Figs 23 and 24.

Fig.1 Block diagram and application circuit of TDA4853.

10 nF

(2%)

30 1

HPLL2HCAPHREFHBUFHPLL1

8.2 nF

HFLB

XRAYXSEL

MGM101

i.c.

TDA4853; TDA4854

Page 5

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

1999 Jul 13 5

ok, full pagewidth

Philips Semiconductors Product speciﬁcation

PC/TV monitors

C-bus autosync deﬂection controllers for

clamping

blanking

HUNLOCK

9.2 to 16 V

(TTL level)

SDA SCL

(TTL level)

VSYNC

CLBL

PGND

SGND

HSYNC

VIDEO CLAMPING

VERTICAL BLANK

HUNLOCK

19 18

RECEIVER

H/C SYNC INPUT

VERTICAL

SYNC INPUT

AND POLARITY

CORRECTION

AND

OUTPUT

I2C-BUS

SUPPLY

AND

REFERENCE

AND POLARITY

CORRECTION

VERTICAL

SYNC

INTEGRATOR

HORIZONTAL

VERTICAL POSITION

VERTICAL SIZE, VOVSCN

PROTECTION

AND SOFT START

I2C-BUS REGISTERS

COINCIDENCE DETECTOR

FREQUENCY DETECTOR

PLL1 AND POSITION

100

kΩ (1%)

(5%)

23 22 21 31

VERTICAL

OSCILLATOR

AND AGC

EHT compensation

via vertical size

150

EHT COMPENSATION

EHT compensation

via horizontal size

VSMODVAGCVCAPVREF HSMOD

HORIZONTAL SIZE

AND

VERTICAL SIZE

TDA4854

TV MODE

HORIZONTAL

OSCILLATOR

PROTECTION

PLL2, PARALLELOGRAM,

PIN UNBALANCE AND

HORIZONTAL PINCUSHION HORIZONTAL CORNER HORIZONTAL TRAPEZIUM HORIZONTAL SIZE

X-RAY

SOFT START

EWDRV 11

EW-OUTPUT

7 V

1.2 V

VERTICAL OUTPUT

VERTICAL LINEARITY VERTICAL LINEARITY

BALANCE

OUTPUT

ASYMMETRIC

EW-CORRECTION

FOCUS

HORIZONTAL

AND VERTICAL

B+

CONTROL

HORIZONTAL

OUTPUT

STAGE

ASCOR

32 FOCUS

BDRV

BSENS

BOP

BIN

HDRV

VOUT2

VOUT1

X-RAY

B+ CONTROL APPLICATION

(2)

(video)

3.3 kΩ

100 nF

8.2 nF

HBUF

HREF

(1%)

28 29

(1)

(1) For the calculation of fH range see Section “Calculation of line frequency range”. (2) See Figs 23 and 24.

Fig.2 Block diagram and application circuit of TDA4854.

10 nF

(2%)

30 1

HPLL2HCAPHREFHBUFHPLL1

8.2 nF

HFLB

XSEL XRAY

MGM065

TDA4853; TDA4854

Page 6

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

PINNING

SYMBOL PIN DESCRIPTION

HFLB 1 horizontal ﬂyback input XRAY 2 X-ray protection input BOP 3 B+ control OTA output BSENS 4 B+ control comparator input BIN 5 B+ control OTA input BDRV 6 B+ control driver output PGND 7 power ground HDRV 8 horizontal driver output XSEL 9 select input for X-ray reset V

EWDRV 11 EW waveform output VOUT2 12 vertical output 2 (ascending sawtooth) VOUT1 13 vertical output 1 (descending sawtooth) VSYNC 14 vertical synchronization input HSYNC 15 horizontal/composite synchronization input CLBL 16 video clamping pulse/vertical blanking output HUNLOCK 17 horizontal synchronization unlock/protection/vertical blanking output SCL 18 I SDA 19 I ASCOR 20 output for asymmetric EW corrections VSMOD 21 input for EHT compensation (via vertical size) VAGC 22 external capacitor for vertical amplitude control VREF 23 external resistor for vertical oscillator VCAP 24 external capacitor for vertical oscillator SGND 25 signal ground HPLL1 26 external ﬁlter for PLL1 HBUF 27 buffered f/v voltage output HREF 28 reference current for horizontal oscillator HCAP 29 external capacitor for horizontal oscillator HPLL2 30 external ﬁlter for PLL2/soft start HSMOD 31 input for EHT compensation (via horizontal size) i.c. 32 internally connected; note 1: TDA4853 FOCUS 32 output for horizontal and vertical focus: TDA4854

10 supply voltage

C-bus clock input

C-bus data input/output

Note

1. External connections to this pin are not allowed.

1999 Jul 13 6

Page 7

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, halfpage

HFLB

XRAY

BOP

BSENS

BIN

BDRV PGND HDRV

XSEL

EWDRV

VOUT2 VOUT1 VSYNC

HSYNC

CLBL

1 2 3 4 5 6 7 8

9 10 11 12 13 14 15 16

TDA4853

i.c.

HSMOD

HPLL2

HCAP

HREF

HBUF

HPLL1

SGND

VCAP

VREF

VAGC

VSMOD

ASCOR

SDA

SCL

HUNLOCK

handbook, halfpage

HFLB

XRAY

BOP

BSENS

BIN

BDRV

PGND

HDRV

XSEL

EWDRV

VOUT2

VOUT1 VSYNC HSYNC

CLBL

TDA4853; TDA4854

1 2 3 4 5 6 7 8

9 10 11 12 13 14 15 16

TDA4854

FOCUS

HSMOD

HPLL2

HCAP

HREF

HBUF

HPLL1

SGND

VCAP

VREF

VAGC

VSMOD

ASCOR

SDA

SCL

HUNLOCK

MGM066

Fig.3 Pin configuration for TDA4853.

FUNCTIONAL DESCRIPTION Horizontal sync separator and polarity correction

HSYNC (pin 15) is the input for horizontal synchronization signals, which can be DC-coupled TTL signals (horizontal or composite sync) and AC-coupled negative-going video sync signals. Video syncs are clamped to 1.28 V and sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to top sync.

For DC-coupled TTL signals the input clamping current is limited. The slicing level for TTL signals is 1.4 V.

The separated sync signal (either video or TTL) is integrated on an internalcapacitor to detect and normalize the sync polarity.

Normalized horizontal sync pulses are used as input signals for the vertical sync integrator, the PLL1 phase detector and the frequency-locked loop.

The presence of equalization pulses is allowed for correct function of the PLL1 phase detector only in TV mode.

MGM067

Fig.4 Pin configuration for TDA4854.

Vertical sync integrator

Normalized composite sync signals from HSYNC are integrated on an internal capacitor in order to extract vertical sync pulses. The integration time is dependent on the horizontal oscillator reference current at HREF (pin 28). The integrator output directly triggers the vertical oscillator.

Vertical sync slicer and polarity correction

Vertical sync signals (TTL) applied to VSYNC (pin 14) are sliced at 1.4 V. The output signal of the sync slicer is integrated on an internalcapacitor to detect and normalize the sync polarity. The output signals of vertical sync integrator and sync normalizer are disjuncted before they are fed to the vertical oscillator.

1999 Jul 13 7

Page 8

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Video clamping/vertical blanking generator

The video clamping/vertical blanking signal at CLBL (pin 16) is a two-level sandcastle pulse which is especially suitableforvideoICs such as the TDA488x family, but also for direct applications in video output stages.

The upper level is the video clamping pulse, which is triggeredbythehorizontalsyncpulse.Either the leading or trailing edge can be selected by setting control bit CLAMP via the I2C-bus. The width of the video clamping pulse is determined by an internal single-shot multivibrator.

The lower level of the sandcastle pulse is the vertical blanking pulse, which is derived directly from the internal oscillator waveform. It is started by the vertical sync and stopped with the start of the vertical scan. This results in optimum vertical blanking. Two different vertical blanking times are accessible, by control bit VBLK, via the I2C-bus.

Blanking will be activated continuously if one of the following conditions is true:

Soft start of horizontal and B+ drive [voltage at HPLL2 (pin 30) pulled down externally or by the I2C-bus]

PLL1 is unlocked while frequency-locked loop is in search mode or if horizontal sync pulses are absent

No horizontal flyback pulses at HFLB (pin 1) X-ray protection is activated Supply voltage at VCC (pin 10) is low (see Fig.25).

Horizontal unlock blanking can be switched off, by control bit BLKDIS, via the I2C-bus while vertical blanking and protection blanking is maintained.

TDA4853; TDA4854

The internal frequency detector then starts tuning the oscillator. Very small DC currents at HPLL1 (pin 26) are usedtoperformthis tuning with a well defined change rate. When coincidence between horizontal sync and oscillator frequency is detected, thesearch mode is first replaced by a soft-lock mode which lasts for the first part of the next vertical period. The soft-lock mode is then replaced by a normal PLL operation. This operation ensures smooth tuning and avoids fast changes of horizontal frequency during catching.

In this concept it is not allowed to load HPLL1. The frequency dependent voltage at this pin is fed internally to HBUF (pin 27) via a sample-and-hold and buffer stage. The sample-and-hold stage removes all disturbances caused by horizontal sync or composite vertical sync from the buffered voltage. An external resistorconnected between pins HBUF andHREF defines the frequency range.

Out-of-lock indication (pin HUNLOCK)

Pin HUNLOCK is floating during search mode if no sync pulses are applied, or if a protection condition is true. All this can be detected by the microcontroller if a pull-up resistor is connected to its own supply voltage.

For an additional fast vertical blanking at grid 1 of the picture tube a 1 V signal referenced to ground is available at this output. The continuous protection blanking (see Section“Videoclamping/verticalblankinggenerator”) is also available at this pin. Horizontal unlock blanking can be switched off, by control bit BLKDIS via the I2C-bus while vertical blanking is maintained.

Frequency-locked loop

The frequency-locked loop can lock the horizontal oscillatorover a wide frequencyrange. This is achievedby a combined search and PLL operation. The frequency range is preset by two external resistors and the

recommended maximum ratio is

This can, for instance, be a range from 15.625 to 90 kHz with all tolerances included.

Without a horizontal sync signal the oscillator will be free-running at f detected by the internal coincidence detector. A deviation of more than 4% between horizontal sync and oscillator frequency will switch the horizontal section into search mode.This means that PLL1control currents are switched off immediately.

1999 Jul 13 8

. Any change of sync conditions is

min

---------f

max

min

6.5

------- 1

TV mode

In applications with TV signals the standard frequency-to-voltage converter operation will be disturbed by equalizing sync pulses and phase jumps occurring in VCR signals. To avoid this, a TV mode has been implemented. It can be accessed by choosing the horizontal TV sync frequencies of 15.625 or 15.75 kHz as the minimum frequency for the horizontal oscillator. Applying TV signals will cause the frequency-to-voltage converter to scan down to this frequency in normal operation. If the control bit TVMOD is sent by the I2C-bus, the HBUF output is clamped to 2.5 V and an internally defined PLL1 control range of ±10% is established. To return to standard operation of the frequency-to-voltage converter the bit TVMOD has to be reset. For an optimal operation with VCR signals the RC combination at pin HPLL1 has to be switched externally.

Page 9

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Horizontal oscillator

The horizontal oscillator is of the relaxation type and requires a capacitor of 10 nF to be connected at HCAP (pin 29).For optimum jitter performance the valueof10 nF must not be changed.

The minimum oscillator frequency is determined by a resistor connected between pin HREF and ground. A resistor connected between pins HREF and HBUF defines the frequency range.

The reference current at pin HREF also defines the integration time constant of the vertical sync integration.

Calculation of line frequency range

The oscillator frequencies f calculated. This is achieved by adding the spread of the relevant components to the highest and lowest sync frequencies f

sync(min)

by the currents in R

and f

HREF

The following example is a 31.45 to 90 kHz application:

Table 1 Calculation of total spread

spread of for f

IC ±3% ±5% C

HCAP

, R

HREF

HBUF

Total ±7% ±9%

min

sync(max)

and R

and f

HBUF

max

must first be

max

. The oscillator is driven

±2% ±2% ±2% ±2%

for f

min

TDA4853; TDA4854

The resistor R and R

in parallel. The formulae for R

HBUF

into account the voltage swing across this resistor

HBUF

HREFRHBUFpar

---------------------------------------------R

HREFRHBUFpar

PLL1 phase detector

The phase detector is a standard type using switched current sources, which are independent of the horizontal frequency. It compares the middle of the horizontal sync with a fixed point on the oscillator sawtooth voltage. The PLL1 loop filter is connected to HPLL1 (pin 26).

See also Section “Horizontal position adjustment and corrections”.

Horizontal position adjustment and corrections

A linear adjustment of the relative phase between the horizontal sync and the oscillator sawtooth (in PLL1 loop) is achieved via register HPOS.Once adjusted, the relative phase remains constant over the whole frequency range.

Correctionof pin unbalance and parallelogramis achieved by modulating the phase between the oscillator sawtooth and horizontal flyback (in loop PLL2) via registers HPARAL and HPINBAL. If those asymmetric EW corrections are performed in the deflection stage, both registers can be disconnected from the horizontal phase via control bit ACD. This does not change the output at pin ASCOR.

is calculated as the value of R

HBUFpar

–

0.8×= 805 Ω=

HBUF

HREF

also takes

Thus the typical frequency range of the oscillator in this example is:

maxfsync max()

min

sync min()

-----------------------

1.09

The TV mode is centred around f

1.07× 96.3 kHz==

28.9 kHz==

with a control range of

min

±10%. Activation of the TV mode is only allowed between

15.625 and 35 kHz. The resistors R

HREF

and R

HBUFpar

can be calculated using

the following formulae:

HREF

HBUFpar

78 kHz k××Ω

----------------------------------------------------------------f

0.0012 f

min

78 kHz k××Ω

-------------------------------------------------------------------f

0.0012 f

max

×+ kHz[]

min

×+ kHz[]

2 max

2.61 kΩ==

726 Ω==

1999 Jul 13 9

Horizontal moire cancellation

To achieve a cancellation of horizontal moire (also known as ‘video moire’), the horizontal frequency is divided-by-two to achieve a modulation of the horizontal phase via PLL2. The amplitude is controlled by register HMOIRE. To avoid a visible structure on screen the polarity changes with half of the vertical frequency. Control bit MOD disables the moire cancellation function.

Page 10

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

PLL2 phase detector

The PLL2 phase detector is similar to the PLL1 detector and compares the line flyback pulse at HFLB (pin 1) with the oscillator sawtooth voltage. The control currents are independent of the horizontal frequency. The PLL2 detector thus compensates for the delay in the external horizontal deflection circuit by adjusting the phase of the HDRV (pin 8) output pulse.

For the TDA4854 external modulation of the PLL2 phase is not allowed, because this would disturb the start advance of the horizontal focus parabola.

Soft start and standby

If HPLL2 is pulled to ground by resetting the register SOFTST, the horizontal output pulses, vertical output currents and B+ control driver pulses will be inhibited. This means that HDRV (pin 8), BDRV (pin 6), VOUT1 (pin 13) and VOUT2 (pin 12) are floating in this state. If HPLL2 is pulled to ground by an external DC current, vertical output currents stay active while HDRV (pin 8)andBDRV(pin 6)areinfloatingstate.Inbothcases the PLL2 and the frequency-locked loop are disabled, CLBL (pin 16) provides a continuous blanking signal and HUNLOCK (pin 17) is floating.

This option can be used for soft start, protection and power-down modes. When the HPLL2 pin is released again, an automatic soft start sequence on the horizontal drive as well as on the B+ drive output will be performed (see Figs 26 and 27).

A soft start can only be performed if the supply voltage for the IC is a minimum of 8.6 V.

The soft start timing is determined by the filter capacitor at HPLL2 (pin 30), which is charged with a constant current during soft start. If the voltage at pin 30 (HPLL2) reaches

1.1 V,thevertical output currents are enabled. At 1.7 Vthe horizontaldriverstage generates very small output pulses. The width of these pulses increases with the voltage at HPLL2 until the final duty cycle is reached. The voltage at HPLL2increasesfurtherandperformsa soft start at BDRV (pin 6)as well. The voltage at HPLL2 continuestorise until HPLL2 enters its normal operating range. The internal charge current is now disabled. Finally PLL2 and the frequency-locked loop are activated. If both functions reachnormaloperation, HUNLOCK (pin 17) switches from the floating status to normal vertical blanking, and continuous blanking at CLBL (pin 16) is removed.

TDA4853; TDA4854

Output stage for line drive pulses [HDRV (pin 8)]

An open-collector output stage allows direct drive of an inverting driver transistor because of a low saturation voltage of 0.3 V at 20 mA. To protect the line deflection transistor, the output stage is disabled (floating) for a low supply voltage at VCC (see Fig.25).

The duty cycle of line drive pulses is slightly dependent on the actual horizontal frequency. This ensures optimum drive conditions over the whole frequency range.

X-ray protection

TheX-rayprotectioninputXRAY(pin 2)providesavoltage detector with a precise threshold. If the input voltage at XRAY exceeds this threshold for a certain time then control bit SOFTST is reset, which switches the IC into protection mode. In this mode several pins are forced into defined states:

HUNLOCK (pin 17) is floating The capacitor connected to HPLL2 (pin 30) is

discharged Horizontal output stage (HDRV) is floating B+ control driver stage (BDRV) is floating Vertical output stages (VOUT1 and VOUT2) are floating CLBL provides a continuous blanking signal.

There are two different methods of restarting the IC:

1. XSEL (pin 9) is open-circuit or connected to ground. The control bit SOFTST must be set to logic 1 via the I2C-bus. The IC then returns to normal operation via soft start.

2. XSEL (pin 9) is connected to VCC via an external resistor.Thesupplyvoltage of the IC must be switched off for a certain period of time before the IC can be restarted again using the standard power-on procedure.

1999 Jul 13 10

Page 11

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Vertical oscillator and amplitude control

This stage is designed for fast stabilization of vertical size after changes in sync frequency conditions.

The free-running frequency f resistor R C

connected to pin 24. The value of R

VCAP

connected to pin 23 and the capacitor

VREF

optimized for noise and linearity performance in the whole vertical and EW section, but also influences several internal references. Therefore the value of R be changed.

Capacitor C

should be used to select the free-running

VCAP

frequency of the vertical oscillator in accordance with the following formula:

fr V()

To achieve a stabilized amplitude the free-running frequencyf

,withoutadjustment,shouldbe at least 10%

fr(V)

lower than the minimum trigger frequency. The contributions shown in Table 2 can be assumed.

Table 2 Calculation of f

Contributing elements

Minimum frequency offset between f lowest trigger frequency

Spread of IC ±3% Spread of R Spread of C

VREF VCAP

Total 19%

Result for 50 to 160 Hz application:

fr V()

50 Hz

---------------

1.19

42 Hz==

The AGC of the vertical oscillator can be disabled by setting control bit AGCDIS via the I external current has to be injected into VCAP (pin 24) to obtain the correct vertical size. This special application mode can be used when the vertical sync pulses are serrated (shifted); this condition is found in some display modes, e.g. when using a 100 Hz up converter for video signals.

is determined by the

fr(V)

VREF

-----------------------------------------------------------

10.8 R

total spread

fr(V)

× C

VREF

and

fr(V)

C-bus. A precise

is not only

VREF

VCAP

10%

±1% ±5%

must not

TDA4853; TDA4854

Adjustment of vertical size, VGA overscan and EHT compensation

The amplitude of the differential output currents at VOUT1 and VOUT2 can be adjusted via register VSIZE. Register VOVSCN can activate a +17% step in vertical size for the VGA350 mode.

VSMOD (pin 21) can be used for a DC controlled EHT compensation of vertical size by correcting the differential output currents at VOUT1 and VOUT2. The EW waveforms, (vertical focus), pin unbalance and parallelogram corrections are not affected by VSMOD.

The adjustments for vertical size and vertical position also affect the waveforms of the horizontal pincushion, vertical linearity (S-correction), vertical linearity balance, focus parabola, pin unbalance and parallelogram correction. The result of this interaction is that no re-adjustment of these parameters is necessary after an adjustment of vertical picture size or position.

Adjustment of vertical position, vertical linearity and vertical linearity balance

Register VPOS provides a DC shift at the sawtooth outputs VOUT1 and VOUT2 (pins 13 and 12) and the EW drive output EWDRV (pin 11) in such a way that the whole picture moves vertically while maintaining the correct geometry.

Register VLIN is used to adjust the amount of vertical S-correction in the output signal. This function can be switched off by control bit VSC.

Register VLINBAL is used to correct the unbalance of the vertical S-correction in the output signal. This function can be switched off by control bit VLC.

Adjustment of vertical moire cancellation

To achieve a cancellation of vertical moire (also known as ‘scanmoire’)theverticalpicturepositioncanbemodulated by half the vertical frequency. The amplitude of the modulation is controlled by register VMOIRE and can be switched off via control bit MOD.

Application hint: VAGC (pin 22) has a high input impedance during scan. Therefore, the pin must not be loaded externally otherwise non-linearities in the vertical output currents may occur due to the changing charge current during scan.

1999 Jul 13 11

Page 12

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Horizontal pincushion (including horizontal size, corner correction and trapezium correction)

EWDRV(pin 11) provides a complete EW drive waveform. The components horizontal pincushion, horizontal size, corner correction and trapezium correction are controlled by the registers HPIN, HSIZE, HCOR and HTRAP. HTRAP can be set to zero by control bit VPC.

The pincushion (EW parabola) amplitude, corner and trapezium correction track with the vertical picture size (VSIZE) and also with the adjustment for vertical picture position(VPOS). The corner correctiondoes not track with the horizontal pincushion (HPIN).

Further the horizontal pincushion amplitude, corner and trapezium correction track with the horizontal picture size, which is adjusted via register HSIZE and the analog modulation input HSMOD.

If the DC component in the EWDRV output signal is increasedviaHSIZEorI trapezium component of the EWDRV output will be

reduced by a factor of

The value 14.4 V is a virtual voltage for calculation only. The output pin can not reach this value, but the gain (and DCbias)oftheexternalapplicationshouldbesuchthatthe horizontal deflection is reduced to zero when EWDRV reaches 14.4 V.

HSMOD can be used for a DC controlled EHT compensation by correcting horizontal size, horizontal pincushion, corner and trapezium. The control range at this pin tracks with the actual value of HSIZE. For an increasing DC component V signal, the DC component V

reducedbyafactorof asshownintheequation

above. The whole EWDRV voltage is calculated as follows:

V V

= 1.2 V + [V

EWDRV HCOR+VHTRAP

HSIZE+VHEHT

) × g(HSIZE, HSMOD)] × h(I

Where:

HEHT

f(HSIZE) 1

HSMOD

------------------- 120 µA

–=

0.69×=

HSIZE

-----------------

14.4 V

,thepincushion,cornerand

HSMOD

–

-------------------------------------------------------------------------

–

-----------------

14.4 V

HSIZEVHEHT

in the EWDRV output

HSIZE

caused by I

HEHT

HSIZE



–



14.4

HSMOD

× f(HSIZE) + (V

HREF

HSIZE

-----------------

14.4 V

will be

HPIN

)

TDA4853; TDA4854

HSIZE

g(HSIZE, HSMOD) 1

()

HREF

-------------------------------I

HREF

f70kHz=

HSIZEVHEHT

–=

--------------------------------------------------------------------------

Two different modes of operation can be chosen for the EW output waveform via control bit FHMULT:

1. Mode 1 Horizontal size is controlled via register HSIZE and

causesaDCshift at the EWDRV output. The complete waveform is also multiplied internally by a signal proportional to the line frequency [which is detected via the current at HREF (pin 28)]. This mode is to be used for driving EW diode modulator stages which require a voltage proportional to the line frequency.

2. Mode 2 The EW drive waveform does not track with the line

frequency. This mode is to be used for driving EW modulatorswhich require a voltage independent ofthe line frequency.

Output stage for asymmetric correction waveforms [ASCOR (pin 20)]

This output is designed as a voltage output for superimposed waveforms of vertical parabola and sawtooth. The amplitude and polarity of both signals can be changed via registers HPARAL and HPINBAL.

Application hint: The TDA4854 offers two possibilities to control registers HPINBAL and HPARAL.

1. Control bit ACD = 1 The two registers now control the horizontal phase by

means of internal modulation of the PLL2 horizontal phase control. The ASCOR output (pin 20) can be left unused, but it will always provide an output signal because the ASCOR output stage is not influenced by the control bit ACD.

2. Control bit ACD = 0 The internal modulation via PLL2 is disconnected.

In order to obtain the required effect on the screen, pin ASCORmust now be fedtothe DC amplifier which controls the DC shift of the horizontal deflection. This option is useful for applications which already use a DC shift transformer.

Ifthe tube does notneed HPINBAL and HPARAL,then pin ASCOR can be used for other purposes, i.e. for a simple dynamic convergence.



–

-----------------



14.4 V

1999 Jul 13 12

Page 13

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

TDA4854: dynamic focus section [FOCUS (pin 32)]

Thissectiongeneratesacompletedrivesignalfordynamic focus applications. The amplitude of the horizontal parabola is internally stabilized, thus it is independent of the horizontal frequency. The amplitude can be adjusted via register HFOCUS. Changing horizontal size may require a correction of HFOCUS. To compensate for the delay in external focus amplifiers a ‘pre-correction’ for the phase of the horizontal parabola has been implemented. The amplitude of the vertical parabola is independent of frequency and tracks with all vertical adjustments. The amplitude can be adjusted via register VFOCUS. FOCUS (pin 32) is designed as a voltage output for the superimposed vertical and horizontal parabolas.

B+ control function block

The B+ control function block of the TDA4853; TDA4854 consists of an Operational Transconductance Amplifier (OTA), a voltage comparator, a flip-flop and a discharge circuit. This configuration allows easy applications for different B+ control concepts. See also Application Note AN96052:

Deflection and EHT with TDA4855/58”

GENERAL DESCRIPTION The non-inverting input of the OTA is connected internally

toa high precision referencevoltage. The inverting inputis connectedto BIN (pin 5). Aninternal clamping circuit limits the maximum positive output voltage of the OTA. The output itself is connected to BOP (pin 3) and to the inverting input of the voltage comparator. The non-inverting input of the voltage comparator can be accessed via BSENS (pin 4).

“B+ converter Topologies for Horizontal

TDA4853; TDA4854

• Boost converter in feedback mode (see Fig.23)

In this application the OTA is used as an error amplifier witha limited output voltagerange. The flip-flop isset on the rising edge of the signal at HDRV. A reset will be generated when the voltage at BSENS, taken from the current sense resistor, exceeds the voltage at BOP.

If no reset is generated within a line period. The rising edgeof the next HDRV pulseforces the flip-flop to reset. The flip-flop is set immediately after the voltage at BSENS has dropped below the threshold voltage V

RESTART(BSENS)

• Buck converter in feed forward mode (see Fig.24)

This application uses an external RC combination at BSENS to provide a pulse width which is independent from the horizontal frequency. The capacitor is charged via an external resistor and discharged by the internal discharge circuit. For normal operation the discharge circuit is activated when the flip-flop is reset by the internal voltage comparator. The capacitor will now be discharged with a constant current until the internally controlled stop level V willbe maintained until therising edge of thenext HDRV pulse sets the flip-flop again and disables the discharge circuit.

If no reset is generated within a line period, the rising edge of the next HDRV pulse automatically starts the discharge sequence and resets the flip-flop. When the voltage at BSENS reaches the threshold voltage V

RESTART(BSENS)

automatically and the flip-flop will be set immediately. This behaviour allows a definition of the maximum duty cycle of the B+ control drive pulse by the relationship of charge current to discharge current.

STOP(BSENS)

, the discharge circuit will be disabled

is reached. This level

B+ drive pulses are generated by an internal flip-flop and fed to BDRV (pin 6) via an open-collector output stage. This flip-flop is set at the rising edge of the signal at HDRV (pin 8). The falling edge of the output signal at BDRV has a defined delay of t pulse (see Fig.23). When the voltage at BSENS exceeds the voltage at BOP, the voltage comparator output resets the flip-flop and, therefore, the open-collector stage at BDRV is floating again.

An internal discharge circuit allows a well defined discharge of capacitors at BSENS. BDRV is active at a LOW-level output voltage (see Figs 23 and 24), thus it requires an external inverting driver stage.

The B+ function block can be used for B+ deflection modulators in many different ways. Two popular application combinations are as follows:

1999 Jul 13 13

d(BDRV)

to the rising edge of the HDRV

Supply voltage stabilizer, references, start-up procedures and protection functions

The TDA4853; TDA4854 provides an internal supply voltage stabilizer for excellent stabilization of all internal references.Aninternalgap reference, especially designed for low-noise, is the reference for the internal horizontal andverticalsupplyvoltages.Allinternalreference currents and drive current for the vertical output stage are derived from this voltage via external resistors.

If either the supply voltage is below 8.3 V or no data from the I2C-bus has been received after power-up, the internal softstart and protection functions do not allowanyof those outputs [HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK (see Fig.25)] to be active.

Page 14

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

For supply voltages below 8.3 V the internal I2C-bus will not generate an acknowledge and the IC is in standby mode. This is because the internal protection circuit has generated a reset signal for the soft start register SOFTST. Above 8.3 V data is accepted and all registers can be loaded. If the register SOFTST has received a set from the I2C-bus, the internal soft start procedure is released, which activates all mentioned outputs.

If during normal operation the supply voltage has dropped below 8.1 V, the protection mode is activated and HUNLOCK(pin 17)changesto the protection status and is floating. This can be detected by the microcontroller.

This protection mode has been implemented in order to protect the deflection stages and the picture tube during start-up, shut-down and fault conditions. This protection mode can be activated as shown in Table 3.

Table 3 Activation of protection mode

TDA4853; TDA4854

When the protection mode is active, several pins of the TDA4853; TDA4854 are forced into a defined state:

HDRV (horizontal driver output) is floating BDRV (B+ control driver output) is floating HUNLOCK (indicates, that the frequency-to-voltage

converter is out of lock) is floating (HIGH via external pull-up resistor)

CLBL provides a continuous blanking signal VOUT1 and VOUT2 (vertical outputs) are floating The capacitor at HPLL2 is discharged.

If the soft start procedure is activated via the I2C-bus, all of these actions will beperformed in a well defined sequence (see Figs 25 and 26).

ACTIVATION RESET

Low supply voltage at pin 10

Power dip, below 8.1 V reload registers;

X-ray protection (pin 2) triggered, XSEL (pin 9) is open-circuit or connected to ground

X-ray protection (pin 2) triggered, XSEL (pin 9) connected to V external resistor

HPLL2 (pin 30) externally pulled to ground

via an

increase supply voltage; reload registers; soft start via I

soft start via I reload registers;

soft start via I

switch VCC off and on again, reload registers; soft start via I2C-bus

release pin 30

C-bus

1999 Jul 13 14

Page 15

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); all voltages measured with respect to ground.

SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT

i(n)

o(n)

I/O(n)

o(HDRV)

i(HFLB)

o(CLBL)

o(BOP)

o(BDRV)

o(EWDRV)

o(FOCUS)

amb

stg

ESD

supply voltage −0.5 +16 V input voltage for pins:

BIN −0.5 +6.0 V HSYNC, VSYNC, VREF, HREF, VSMOD and HSMOD −0.5 +6.5 V SDA and SCL −0.5 +8.0 V XRAY −0.5 +8.0 V

output voltage for pins:

VOUT2, VOUT1 and HUNLOCK −0.5 +6.5 V

BDRV and HDRV −0.5 +16 V input/output voltages at pins BOP and BSENS −0.5 +6.0 V horizontal driver output current − 100 mA horizontal ﬂyback input current −10 +10 mA video clamping pulse/vertical blanking output current −−10 mA B+ control OTA output current − 1mA B+ control driver output current − 50 mA EW driver output current −−5mA focus driver output current −−5mA operating ambient temperature −20 +70 °C junction temperature − 150 °C storage temperature −55 +150 °C electrostatic discharge for all pins note 1 −150 +150 V

note 2 −2000 +2000 V

Notes

1. Machine model: 200 pF; 0.75 µH; 10 Ω.

2. Human body model: 100 pF; 7.5 µH; 1500 Ω.

THERMAL CHARACTERISTICS

SYMBOL PARAMETER CONDITIONS VALUE UNIT

th(j-a)

thermal resistance from junction to ambient in free air 55 K/W

QUALITY SPECIFICATION

In accordance with

“URF-4-2-59/601”

; EMC emission/immunity test in accordance with

“DIS 1000 4.6”

(IEC 801.6).

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

EMC

emission test note 1 − 1.5 − mV immunity test note 1 − 2.0 − V

Note

1. Tests are performed with application reference board. Tests with other boards will have different results.

1999 Jul 13 15

Page 16

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

CHARACTERISTICS

VCC= 12 V; T

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Horizontal sync separator

NPUT CHARACTERISTICS FOR DC-COUPLED TTL SIGNALS: PIN HSYNC

i(HSYNC)

HSYNC(sl)

r(HSYNC)

f(HSYNC)

W(HSYNC)(min)

i(HSYNC)

INPUT CHARACTERISTICS FOR AC-COUPLED VIDEO SIGNALS (SYNC-ON-VIDEO, NEGATIVE SYNC POLARITY) V

HSYNC

HSYNC(sl)

clamp(HSYNC)

ch(HSYNC)

W(HSYNC)(min)

source(max)

i(diff)(HSYNC)

Automatic polarity correction for horizontal sync

PH()

----------- t

d(HPOL)

Vertical sync integrator

int(V)

Vertical sync slicer (DC-coupled, TTL compatible): pin VSYNC

i(VSYNC)

VSYNC(sl)

i(VSYNC)

=25°C; peripheral components in accordance with Figs 1 and 2; unless otherwise speciﬁed.

amb

sync input signal voltage 1.7 −−V slicing voltage level 1.2 1.4 1.6 V rise time of sync pulse 10 − 500 ns fall time of sync pulse 10 − 500 ns minimum width of sync pulse 0.7 −−µs input current V

sync amplitude of video input

= 0.8 V −−−200 µA

HSYNC

= 5.5 V −−10 µA

HSYNC

=50Ω−300 − mV

source

signal voltage slicing voltage level

source

=50Ω 90 120 150 mV

(measured from top sync) top sync clamping voltage level R charge current for coupling

=50Ω 1.1 1.28 1.5 V

source HSYNC>Vclamp(HSYNC)

1.7 2.4 3.4 µA

capacitor minimum width of sync pulse 0.7 −−µs maximum source resistance duty cycle = 7% −−1500 Ω differential input resistance during sync − 80 −Ω

horizontal sync pulse width

−−25 %

related to line period

delay time for changing polarity 0.3 − 1.8 ms

integration time for generation of a vertical trigger pulse

fH= 15.625 kHz; I

= 0.52 mA

HREF

= 31.45 kHz;

= 1.052 mA

HREF

= 64 kHz;

= 2.141 mA

HREF

= 100 kHz;

= 3.345 mA

HREF

14 20 26 µs

71013µs

3.9 5.7 6.5 µs

2.5 3.8 4.5 µs

sync input signal voltage 1.7 −−V slicing voltage level 1.2 1.4 1.6 V input current 0 V < V

< 5.5 V −−±10 µA

SYNC

1999 Jul 13 16

Page 17

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Automatic polarity correction for vertical sync

W(VSYNC)(max)

maximum width of vertical sync pulse

d(VPOL)

delay time for changing polarity 0.45 − 1.8 ms

Video clamping/vertical blanking output: pin CLBL

clamp(CLBL)

width of video clamping pulse measured at V top voltage level of video

clamping pulse

clamp

STPS

clamp

temperature coefﬁcient of V

clamp(CLBL)

steepness of slopes for clamping pulse

d(HSYNCt-CLBL)

delay between trailing edge of horizontal sync and start of video clamping pulse

clamp1(max)

maximum duration of video clamping pulse referenced to end of horizontal sync

d(HSYNCl-CLBL)

delay between leading edge of horizontal sync and start of video clamping pulse

clamp2(max)

maximum duration of video clamping pulse referenced to end of horizontal sync

blank(CLBL)

top voltage level of vertical blanking pulse

blank(CLBL)

width of vertical blanking pulse at pins CLBL and HUNLOCK

blank

scan(CLBL)

temperature coefﬁcient of V

blank(CLBL)

output voltage during vertical scan

scan

sink(CLBL)

L(CLBL)

temperature coefﬁcient of V

scan(CLBL)

internal sink current 2.4 −−mA external load current −−−3.0 mA

= 3 V 0.6 0.7 0.8 µs

CLBL

RL=1MΩ; CL=20pF − 50 − ns/V

clamping pulse triggered on trailing edge of horizontal sync; control bit CLAMP = 0; measured at V

CLBL

=3V

clamping pulse triggered on leading edge of horizontal sync; control bit CLAMP = 1; measured at V

CLBL

=3V

notes 1 and 2 1.7 1.9 2.1 V

control bit VBLK = 0 220 260 300 µs control bit VBLK = 1 305 350 395 µs

= 0 0.59 0.63 0.67 V

CLBL

−−400 µs

4.32 4.75 5.23 V

− 4 − mV/K

− 130 − ns

−−1.0 µs

− 300 − ns

−−0.15 µs

− 2 − mV/K

−−2−mV/K

1999 Jul 13 17

Page 18

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Horizontal oscillator: pins HCAP and HREF

fr(H)

free-running frequency without PLL1 action (for testing only)

∆f

fr(H)

spread of free-running frequency (excluding spread of external components)

temperature coefﬁcient of free-running frequency

H(max)

HREF

maximum oscillator frequency −−130 kHz voltage at input for reference

current

Unlock blanking detection: pin HUNLOCK

scan(HUNLOCK)

blank(HUNLOCK)

blank

sink

sink(int)

L(max)

low level voltage of HUNLOCK saturation voltage in case

blanking level of HUNLOCK external load current = 0 0.9 1 1.1 V temperature coefﬁcient of

blank(HUNLOCK)

temperature coefﬁcient of I

sink(HUNLOCK)

internal sink current for blanking pulses;

maximum external load current V leakage current V

PLL1 phase comparator and frequency-locked loop: pins HPLL1 and HBUF

W(HSYNC)(max)

maximum width of horizontal sync pulse (referenced to line period)

lock(HPLL1)

ctrl(HPLL1)

HBUF

total lock-in time of PLL1 − 40 80 ms control currents notes 4 and 5

buffered f/v voltage at HBUF (pin 27)

R R C

HBUF HREF HCAP

= ∞; = 2.4 kΩ;

= 10 nF; note 3

30.53 31.45 32.39 kHz

−−±3.0 %

−100 0 +100 10−6/K

2.43 2.55 2.68 V

−−250 mV of locked PLL1; internal sink current = 1 mA

−−0.9 − mV/K

− 0.15 − %/K

1.4 2.0 2.6 mA PLL1 locked

HUNLOCK HUNLOCK

=1V −−−2mA = 5 V in case of

−−±5µA unlocked PLL1 and/or protection active

−−25 %

locked mode, level 1 − 15 −µA locked mode, level 2 − 145 −µA

minimum horizontal

− 2.5 − V frequency

maximum horizontal

− 0.5 − V frequency

1999 Jul 13 18

Page 19

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Phase adjustments and corrections via PLL1 and PLL2

HPOS horizontal position (referenced

to horizontal period)

HPINBAL horizontal pin unbalance

correction via HPLL2 (referenced to horizontal period)

HPARAL horizontal parallelogram

correction (referenced to horizontal period)

HMOIRE relative modulation of

HMOIRE

horizontal position by 0.5f phase alternates with 0.5f

off

moire cancellation off control bitMOD = 1 − 0 − %

PLL2 phase detector: pins HFLB and HPLL2

PLL2

PLL2 control (advance of horizontal drive with respect to middle of horizontal ﬂyback)

ctrl(PLL2)

PLL2

PLL2 control current − 75 −µA relative sensitivity of PLL2

phase shift related to horizontal period

PROT(PLL2)(max)

maximum voltage for PLL2 protection mode/soft start

ch(PLL2)

charge current for external

capacitor during soft start HORIZONTAL FLYBACK INPUT: PIN HFLB V

pos(HFLB)

neg(HFLB)

pos(HFLB)

neg(HFLB)

sl(HFLB)

positive clamping voltage I

negative clamping voltage I

positive clamping current −−6mA

negative clamping current −−−2mA

slicing level − 2.8 − V

−−0.8 − %

control bit HPC = 0; note 6 register HPINBAL = 15;

− 0.8 − %

control bit HPC = 0; note 6 register HPINBAL = X;

− 0 − %

control bit HPC = 1; note 6 register HPARAL = 0;

−−0.8 − %

control bit HBC = 0; note 6 register HPARAL = 15;

− 0.8 − %

control bit HBC = 0; note 6 register HPARAL = X;

− 0 − %

control bit HBC = 1; note 6 register HMOIRE = 0;

;

control bit MOD = 0 register HMOIRE = 31;

− 0 − %

− 0.05 − %

control bit MOD = 0

maximum advance;

36 −−% register HPINBAL = 07; register HPARAL = 07

minimum advance;

− 7 − % register HPINBAL = 07; register HPARAL = 07

− 28 − mV/%

− 4.4 − V

< 3.7 V − 1 −µA

HPLL2

=5mA − 5.5 − V

HFLB

= −1mA −−0.75 − V

HFLB

1999 Jul 13 19

Page 20

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Output stage for line driver pulses: pin HDRV

OPEN-COLLECTOR OUTPUT STAGE V

sat(HDRV)

LO(HDRV)

AUTOMATIC VARIATION OF DUTY CYCLE t

HDRV(OFF)/tH

X-ray protection: pins XRAY and XSEL

XRAY(sl)

W(XRAY)(min)

i(XRAY)

XRAY

rst

CC(XRAY)(min)

CC(XRAY)(max)

XSEL

Vertical oscillator [oscillator frequency in application without adjustment of free-running frequency f

fr(V)

cr(V)

VREF

d(scan)

VAGC

saturation voltage I

output leakage current V

relative t

time of HDRV

OFF

output; measured at V

= 3 V; HDRV duty cycle

HDRV

is modulated by the relation I

HREF/IVREF

=20mA −−0.3 V

HDRV

=60mA −−0.8 V

HDRV

=16V −−10 µA

HDRV

= 20 mA;

42 45 48 %

fH= 31.45 kHz; see Fig.16 I

HDRV

= 20 mA;

45.5 48.5 51.5 % fH= 58 kHz; see Fig.16

HDRV

= 20 mA;

49 52 55 %

fH= 110 kHz; see Fig.16

slicing voltage level for latch 6.22 6.39 6.56 V minimum width of trigger pulse −−30 µs input resistance at pin 2 V

<6.38V+V

XRAY

>6.38V+V

XRAY

BE BE

500 −−kΩ

− 5 − kΩ standby mode − 5 − kΩ

reset of X-ray latch pin 9 open-circuit or

connected to GND pin 9 connected to V

XSEL

minimum supply voltage for correct function of the X-ray

pin 9 connected to VCCvia R

XSEL

set control bit SOFTST via the I2C-bus

via

switchoff VCCthen re-apply V

−−4V

latch maximum supply voltage for

reset of the X-ray latch

pin 9 connected to VCCvia R

XSEL

2 −−V

external resistor at pin 9 no reset via I2C-bus 56 − 130 kΩ

free-running frequency R

vertical frequency catching

VREF VCAP

=22kΩ; = 100 nF

40 42 43.3 Hz

constant amplitude; note 7 50 − 160 Hz

range voltage at reference input for

− 3.0 − V

vertical oscillator delay between trigger pulse

and start of ramp at VCAP

control bit VBLK = 0 220 260 300 µs control bit VBLK = 1 305 350 395 µs

(pin 24) (width of vertical blanking pulse)

amplitude control current control bit AGCDIS = 0 ±120 ±200 ±300 µA

control bit AGCDIS = 1 − 0 −µA

fr(V)

−

]

1999 Jul 13 20

Page 21

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

VAGC

Differential vertical current outputs

ADJUSTMENT OF VERTICAL SIZE INCLUDING VGA AND EHT COMPENSATION; see Fig.5 VSIZE vertical size without VGA

VSIZE

VGA

VSMOD

i(VSMOD)

R V f

ro(VSMOD)

EHT

i(VSMOD)

ref(VSMOD)

ADJUSTMENT OF VERTICAL POSITION; see Fig.6 VPOS vertical position (referenced to

DJUSTMENT OF VERTICAL LINEARITY; see Fig.7

VLIN vertical linearity (S-correction) register VLIN = 0;

δVLIN symmetry error of S-correction maximum VLIN −−±0.7 %

external capacitor at VAGC

150 − 220 nF

(pin 22)

overscan (referenced to nominal vertical size)

− 60 − %

− 100 − %

bit VOVSCN = 0; note 8

vertical size with VGAoverscan (referenced to nominal vertical size)

− 70 − %

115.9 116.8 117.7 % bit VOVSCN = 1; note 8

EHT compensation on vertical size via VSMOD (pin 21) (referenced to 100% vertical

VSMOD

=0 − 0 − % = −120 µA −−7−%

size) input current (pin 21) VSMOD = 0 − 0 −µA

VSMOD = −7% −−120 −µA

input resistance 300 − 500 Ω reference voltage at input − 5.0 − V roll-off frequency (−3 dB) I

VSMOD

= −60 µA

1 −−MHz

+15µA (RMS)

100% vertical size)

−−11.5 − %

− 11.5 − %

control bit VPC = 0 register VPOS = X;

− 0 − % control bit VPC = 1

− 2 − % control bit VSC = 0; note 8

− 46 − % control bit VSC = 0; note 8

− 0 − % control bit VSC = 1; note 8

1999 Jul 13 21

Page 22

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

ADJUSTMENT OF VERTICAL LINEARITY BALANCE; see Fig.8 VLINBAL vertical linearity balance

(referenced to 100% vertical size)

VMOIRE modulation of vertical picture

position by1⁄2vertical frequency (related to 100% vertical size)

moire cancellation off control bitMOD = 1 − 0 − % Vertical output stage: pins VOUT1 and VOUT2; see Fig.29 ∆I

VOUT(nom)(p-p)

nominal differential output

current (peak-to-peak value) I

o(VOUT)(max)

maximumoutputcurrent at pins

VOUT1 and VOUT2 V

VOUT

δI

os(vert)(max)

allowed voltage at outputs 0 − 4.2 V

maximumoffseterror of vertical

output currents δI

lin(vert)(max)

maximum linearity error of

vertical output currents

EW drive output

−3.3 −2.5 −1.7 %

control bit VLC = 0; note 8 register VLINBAL = 15;

1.7 2.5 3.3 %

control bit VLC = 0; note 8 register VLINBAL = X;

− 0 − %

control bit VLC = 1; note 8 register VMOIRE = 0;

− 0 − %

control bit MOD = 0 register VMOIRE = 31;

− 0.08 − %

control bit MOD = 0

∆I

VOUT=IVOUT1

− I

VOUT2

;

0.76 0.85 0.94 mA

nominal settings; note 8 control bit VOVSCN = 1 0.54 0.6 0.66 mA

nominal settings; note 8 −−±2.5 %

nominal settings; note 8 −−±1.5 %

EW DRIVE OUTPUT STAGE: PIN EWDRV; see Figs 9 to 12 V

const(EWDRV)

bottom output voltage at pin

EWDRV (internally stabilized)

o(EWDRV)(max)

L(EWDRV

) load current −−±2mA

EWDRV

maximum output voltage note 9 7.0 −−V

temperature coefﬁcient of

output signal V

HPIN(EWDRV)

horizontal pincushion voltage register HPIN = 0; note 8 − 0.04 − V

HCOR(EWDRV)

horizontal corner correction

voltage

1.05 1.2 1.35 V

−−600 10−6/K

− 0.08 − V

−−0.64 − V

− 0 − V

1999 Jul 13 22

Page 23

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

HTRAP(EWDRV)

HSIZE(EWDRV)

HEHT(EWDRV)

i(HSMOD)

ref(HSMOD)

ro(HSMOD)

TRACKING OF EWDRV OUTPUT SIGNAL WITH HORIZONTAL FREQUENCY PROPORTIONAL VOLTAGE f

H(MULTI)

PAR(EWDRV)

EWDRV

Output for asymmetric EW corrections: pin ASCOR

HPARAL(ASCOR)

horizontal trapezium correction

voltage

−−0.33 − V

− 0.33 − V

control bit VPC = 0; note 8 register HTRAP = X;

− 0 − V

control bit VPC = 1; note 8

horizontal size voltage register HSIZE = 255;

− 0.13 − V

note 8 register HSIZE = 0; note 8 − 3.6 − V

EHT compensation on

horizontal size via HSMOD

(pin 31)

input current (pin 31) V

I I

= 0; note 8 − 0.69 − V

HSMOD

= −120 µA; note 8 − 0.02 − V

HSMOD

= 0.02 V − 0 −µA

HEHT

= 0.69 V −−120 −µA

HEHT

input resistance 300 − 500 Ω

reference voltage at input I

roll-off frequency (−3 dB) I

=0 − 5.0 − V

HSMOD HSMOD

= −60 µA

1 −−MHz

+15µA (RMS)

horizontal frequency range for

15 − 80 kHz

tracking

parabola amplitude at EWDRV

(pin 11)

= 1.052 mA;

HREF

fH= 31.45 kHz;

− 0.72 − V

control bit FHMULT = 1; note 10

HREF

= 2.341 mA;

− 1.42 − V fH= 70 kHz; control bit FHMULT = 1; note 10

function disabled;

− 1.42 − V control bit FHMULT = 0; note 10

linearity error of horizontal

−−8%

frequency tracking

vertical sawtooth voltage for EW parallelogram correction

−−0.825 − V

− 0.825 − V

control bit HPC = 0; note 8 register HPARAL = X;

− 0.05 − V control bit HPC = 1; note 8

1999 Jul 13 23

Page 24

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

HPINBAL(ASCOR)

o(ASCOR)(max)(p-p)

o(ASCOR)(max)

c(ASCOR)

o(ASCOR)(min)

o(ASCOR)(max)

o(sink)(ASCOR)(max)

Focus section: pin FOCUS; TDA4854 only

HFOCUS(p-p)

precor

W(hfb)(min)

W(hfb)(max)

W(hfb)(TV)(max)

VFOCUS(p-p)

o(FOCUS)(max)

o(FOCUS)(min)

o(FOCUS)(max)

L(FOCUS)(max)

B+ control section; see Figs 23 and 24

vertical parabola voltage for pin unbalance correction

−−1.0 − V

− 1.0 − V

control bit HBC = 0; note 8 register HPINBAL = X;

− 0.05 − V control bit HBC = 1; note 8

maximum output voltage swing

− 4 − V

(peak-to-peak value) maximum output voltage − 6.5 − V centre voltage − 4.0 − V minimum output voltage − 1.9 − V maximum output current V maximum output sink current V

amplitude of horizontal parabola (peak-to-peak value)

≥ 1.9 V −−1.5 − mA

ASCOR

≥ 1.9 V − 50 −µA

ASCOR

pre-correction of phase 1.9 µs<tfb< 5.5 µs − 350 − ns minimum horizontal ﬂyback

typical t

= 350 ns 1.9 −−µs

precor

pulse width maximum horizontal ﬂyback

typical t

= 350 ns −−5.5 µs

precor

pulse width maximum horizontal ﬂyback

typical td= 300 ns −−12.5 µs

pulse width (TV) amplitude of vertical parabola

(peak-to-peak value)

− 0.02 − V

− 0.8 − V

note 8

maximum output voltage I minimum output voltage I

= 0 5.7 6 6.3 V

FOCUS

= 0 1.7 2 2.3 V

FOCUS

maximum output current ±1.5 −−mA maximum capacitive load −−20 pF

TRANSCONDUCTANCE AMPLIFIER: PINS BIN AND BOP V

i(BIN)

i(BIN)(max)

ref(int)

input voltage pin 5 0 − 5.25 V maximum input current pin 5 −−±1µA reference voltage at internal

non-inverting input of OTA

o(BOP)(min)

o(BOP)(max)

m(OTA)

v(ol)

minimum output voltage pin 3 −−0.5 V maximum output voltage pin 3 I

< 1 mA 5.0 5.3 5.6 V

BOP

maximum output current pin 3 −±500 −µA transconductance of OTA note 11 30 50 70 mS open-loop voltage gain note 12 − 86 − dB

1999 Jul 13 24

2.37 2.5 2.58 V

Page 25

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

BOP(min)

VOLTAGE COMPARATOR: PIN BSENS V

i(BSENS)

i(BOP)

L(BSENS)(max)

OPEN-COLLECTOR OUTPUT STAGE: PIN BDRV I

o(BDRV)(max)

LO(BDRV)

sat(BDRV)

off(BDRV)(min)

d(BDRV-HDRV)

BSENS DISCHARGE CIRCUIT: PIN BSENS V

STOP(BSENS)

dch(BSENS)

th(BSENS)(restart)

BSENS(min)

Internal reference, supply voltage, soft start and protection

CC(stab)

CC(stb)

PSRR power supply rejection ratio of

CC(blank)

CC(blank)(min)

on(VCC)

minimum value of capacitor at

10 −−nF

pin 3

voltage range of positive

0 − 5V

comparator input voltage range of negative

0 − 5V

comparator input maximum leakage current discharge disabled −−−2µA

maximum output current 20 −−mA output leakage current V saturation voltage I

=16V −−3µA

BDRV

<20mA −−300 mV

BDRV

minimum off-time − 250 − ns delay between BDRV pulse

and HDRV pulse

discharge stop level capacitive load;

discharge current V

measured at V

HDRV=VBDRV

= 0.5 mA

BSENS

> 2.5 V 4.5 6.0 7.5 mA

BSENS

− 500 − ns

=3V

0.85 1.0 1.15 V

threshold voltage for restart fault condition 1.2 1.3 1.4 V minimum value of capacitor at

2 −−nF

BSENS (pin 4)

external supply voltage for

9.2 − 16 V

complete stabilization of all internal references

supply current − 70 − mA standby supply current STDBY = 1; V

PLL2

<1V;

− 9 − mA

3.5 V < VCC<16V f = 1 kHz 50 −−dB

internal supply voltage supply voltage level for

VCC decreasing from 12 V 8.2 8.6 9.0 V

activation of continuous blanking

minimum supply voltage level

VCC decreasing from 12 V 2.5 3.5 4.0 V

for function of continuous blanking

supply voltage level for activation of HDRV, BDRV,

VCCincreasing from below typical 8 V

7.9 8.3 8.7 V

VOUT1, VOUT2 and HUNLOCK

1999 Jul 13 25

Page 26

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

off(VCC)

THRESHOLDS DERIVED FROM HPLL2 VOLTAGE V

HPLL2(blank)(ul)

HPLL2(bduty)(ul)

HPLL2(bduty)(ll)

HPLL2(hduty)(ul)

HPLL2(hduty)(ll)

HPLL2(stby)(ll)

HPLL2(stby)(ul)

HPLL2(stby)(ll)

supply voltage level for deactivation of BDRV, VOUT1, VOUT2 and HUNLOCK; also sets register SOFTST

upper limit voltage for continuous blanking

upper limit voltage for variation of BDRV duty cycle

lower limit voltage for variation of BDRV duty cycle

upper limit voltage for variation of HDRV duty cycle

lower limit voltage for variation of HDRV duty cycle

lower limit voltage for VOUT1 and VOUT2 to be active via I2C-bus soft start

upper limit voltage for standby voltage

lower limit voltage for VOUT1 and VOUT2 to be active via external DC current

VCC decreasing from above typical 8.3 V

7.7 8.1 8.5 V

− 4.7 − V

− 3.4 − V

− 2.8 − V

− 1.7 − V

− 1.1 − V

− 1 − V

− 0 − V

Notes

1. For duration of vertical blanking pulse see subheading ‘Vertical oscillator [oscillator frequency in application without adjustment of free-running frequency f

fr(V)

]’.

2. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true: a) No horizontal flyback pulses at HFLB (pin 1) within a line b) X-ray protection is triggered c) Voltage at HPLL2 (pin 30) is low during soft start d) Supply voltage at VCC (pin 10) is low e) PLL1 unlocked while frequency-locked loop is in search mode.

3. Oscillator frequency is f

when no sync input signal is present (continuous blanking at pins 16 and 17).

min

4. Loading of HPLL1 (pin 26) is not allowed.

5. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed by an internal sample-and-hold circuit.

6. All vertical and EW adjustments in accordance with note 8, but VSIZE = 80% (register VSIZE = 63 and control bit VOVSCN = 0).

7. Value of resistor at VREF (pin 23) may not be changed.

8. All vertical and EW adjustments are specified at nominal vertical settings; unless otherwise specified, which means: a) VSIZE = 100% (register VSIZE = 127 and control bit VOVSCN = 0) b) VSMOD = 0 (no EHT compensation)

1999 Jul 13 26

Page 27

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

c) VPOS centred (register VPOS = X and control

bit VPC = 1)

d) VLIN = 0 (register VLIN = X and control

bit VSC = 1)

e) VLINBAL = 0 (register VLINBAL = X and control

bit VLC = 1) f) FHMULT = 0 g) HPARAL = 0 (register HPARAL = X and control

bit HPC = 1) h) HPINBAL = 0 (register HPINBAL = X and control

bit HBC = 1) i) Vertical oscillator synchronized j) HSIZE = 255.

9. The output signal at EWDRV (pin 11) may consist of horizontal pincushion + corner correction + DC shift + trapezium correction. If the control bit VOVSCN is set, and the VPOS adjustment is set to an extreme value, thetip of the parabola maybeclipped at the upper limit of the EWDRV output voltage range. The waveform of corner correction will clip if the vertical sawtooth adjustment exceeds 110% of the nominal setting.

TDA4853; TDA4854

10. If fHtracking is enabled, the amplitude of the complete EWDRV output signal (horizontal pincushion + corner correction + DC shift + trapezium) will be changed proportional to I remains fixed.

11. First pole of transconductance amplifier is 5 MHz without external capacitor (will become the second pole, if the OTA operates as an integrator).

12. Open-loop gain is at f = 0 with no resistive load and C

= 10 nF [from BOP (pin 3) to GND].

BOP

. The EWDRV low level of 1.2 V

HREF

BOP

-------------V

BIN

Vertical and EW adjustments

handbook, halfpage

VOUT1

VOUT2

∆l

(1) ∆I1 is the maximum amplitude setting at register VSIZE = 127,

control bit VOVSCN = 0, control bit VPC = 1, control bit VSC = 1 and control bit VLC = 1.

I∆

VSIZE

VSMOD

------- -

100%×=

I∆

100%×=

------- I∆

MBG590

∆l

handbook, halfpage

VOUT1

VOUT2

(1)

(1) ∆I1 is the maximum amplitude setting at register VSIZE = 127

and control bit VPC = 1.

∆ I1∆–

VPOS

--------------------- 2I

∆×

100%×=

∆l

MBG592

(1)

∆l

Fig.5 Adjustment of vertical size.

1999 Jul 13 27

Fig.6 Adjustment of vertical position.

Page 28

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, halfpage

VOUT1

VOUT2

(1)

/∆t

∆l

(1) ∆I1 is the maximum amplitude setting at register VSIZE = 127

and VLIN = 0%.

–

I∆

1I∆2

VLIN

--------------------- -

100%×=

∆

Fig.7 Adjustment of vertical linearity (vertical

S-correction).

MBG594

∆l2/∆t

TDA4853; TDA4854

handbook, halfpage

VOUT1

VOUT2

(1) ∆I1 is the maximum amplitude setting at register VSIZE = 127,

–

I∆

1I∆2

VLINBAL

--------------------- 2I

∆×

100%×=

Fig.8 Adjustment of vertical linearity balance.

MGM068

∆I

(1)

handbook, halfpage

EWDRV

MGM069

HPIN(EWDRV)

Fig.9 Adjustment of parabola amplitude at

pin EWDRV.

1999 Jul 13 28

handbook, halfpage

EWDRV

Fig.10 Influence of corner correction at

pin EWDRV.

MGM070

HCOR(EWDRV)

Page 29

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, halfpage

EWDRV

MGM071

HTRAP(EWDRV)

handbook, halfpage

EWDRV

TDA4853; TDA4854

MGM072

HSIZE(EWDRV)

HEHT(EWDRV)

Fig.11 Influence of trapezium at pin EWDRV.

handbook, halfpage

ASCOR

c(ASCOR)

MGM073

HPARAL(ASCOR)

Fig.12 Influence of HSIZE and EHT compensation

at pin EWDRV.

handbook, halfpage

ASCOR

c(ASCOR)

HPINBAL(ASCOR)

MGM074

Fig.13 Adjustment of parallelogram at pin ASCOR.

1999 Jul 13 29

Fig.14 Adjustment of pin balance at pin ASCOR.

Page 30

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

Pulse diagrams

4.0 V

handbook, full pagewidth

vertical oscillator sawtooth

at VCAP (pin 24)

vertical sync pulse

automatic trigger level

synchronized trigger level

3.8 V

1.4 V

inhibited

TDA4853; TDA4854

internal trigger

inhibit window

(typical 4 ms)

vertical blanking pulse

at CLBL (pin 16)

vertical blanking pulse

at HUNLOCK (pin 17)

differential output currents

VOUT1 (pin 13) and

VOUT2 (pin 12)

EW drive waveform at EWDRV (pin 11)

VOUT1

VOUT2

7.0 V maximum

DC shift 3.6 V maximum

low-level 1.2 V fixed

MGM075

Fig.15 Pulse diagram for vertical part.

1999 Jul 13 30

Page 31

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

handbook, full pagewidth

horizontal oscillator sawtooth

at HCAP (pin 29)

horizontal sync pulse

PLL1 control current

at HPLL1 (pin 26)

TDA4853; TDA4854

video clamping pulse

at CLBL (pin 16)

triggered on trailing edge

of horizontal sync

line flyback pulse

at HFLB (pin 1)

PLL2 control current

at HPLL2 (pin 30)

line drive pulse

at HDRV (pin 8)

horizontal focus parabola

at FOCUS (pin 32)

PLL2

control range

45 to 52% of line period

–

precor

vertical blanking level

MGM076

Fig.16 Pulse diagram for horizontal part.

1999 Jul 13 31

Page 32

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, full pagewidth

composite sync (TTL)

at HSYNC (pin 15)

relative t

HDRV(OFF)/tH

(%)

Fig.17 Relative t

15 30 110 130

time of HDRV as a function of horizontal frequency.

OFF

TDA4853; TDA4854

MGM077

fH (kHz)

internal integration of

composite sync

internal vertical

PLL1 control voltage

at HPLL1 (pin 26)

clamping and blanking

pulses at CLBL (pin 16)

handbook, full pagewidth

composite sync (TTL)

at HSYNC (pin 15)

clamping and blanking

pulses at CLBL (pin 16)

trigger pulse

MGC947

a. Reduced influence of vertical sync on horizontal phase.

MBG596

b. Generation of video clamping pulses during vertical sync with serration pulses.

Fig.18 Pulse diagrams for composite sync applications.

1999 Jul 13 32

Page 33

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

I2C-BUS PROTOCOL

C-bus data format

(1)

SLAVE ADDRESS

Notes

1. S = START condition.

2. SLAVE ADDRESS (MAD) = 1000 1100.

3. A = acknowledge,generated by the slave. No acknowledge,ifthe supply voltage is below 8.3 Vforstart-up and 8.1 V for shut-down procedure.

4. SUBADDRESS (SAD).

5. DATA, if more than1 byte of DATAis transmitted, then no auto-increment of thesignificant subaddress isperformed.

6. P = STOP condition.

It should be noted that clock pulses according to the 400 kHz specification are accepted for 3.3 and 5 V applications (reference level = 1.8 V). Default register values after power-up are random. All registers have to be preset via software before the soft start is enabled.

Important: If the register contents are changed during the vertical scan, this might result in a visible interference on the screen. The cause for this interference is the abrupt change in picture geometry which takes effect at random locations within the visible picture.

(2)

(3)

SUBADDRESS

(4)

(3)

DA TA

(5)

(3)

(6)

To avoid this kind of interference, the adjustment of the critical geometry parameters HSIZE, HPOS, VSIZE and VPOS should be synchronized with the vertical flyback. This should be done in such a way that the adjustment change takes effect during the vertical blanking time (see Fig.19).

For very slow I

C-bus interfaces, it might be necessary to delay the transmission of the last byte (or only the last bit) of

an I2C-bus message until the start of the vertical sync or vertical blanking.

handbook, full pagewidth

vertical

sync pulse

vertical

blanking pulse

SDA

parameter change takes effect

MGM088

Fig.19 Timing of the I2C-bus transmission for interference-free adjustment.

1999 Jul 13 33

Page 34

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

Table 4 List of I2C-bus controlled switches; notes 1 and 2

CONTROL

BIT

BLKDIS 0: vertical, protection and horizontal unlock blanking

available on pins CLBL and HUNLOCK 1: only vertical and protection blanking available on

pins CLBL and HUNLOCK

HBC 0: HPINBAL (parabola) waveform enabled 01 X #####D1#

1: HPINBAL (parabola) waveform disabled

HPC 0: HPARAL (sawtooth) waveform enabled 01 X ####D2##

1: HPARAL (sawtooth) waveform disabled

AGCDIS 0: AGC in vertical oscillator active 01 X ###D3###

1: AGC in vertical oscillator inhibited

VSC 0: VLIN and HCOR adjustments enabled 01 X # # D4 ####

1: VLIN and HCOR adjustments forced to centre value

MOD 0: horizontal and vertical moire cancellation enabled 01 X # D5 #####

1: horizontal and vertical moire cancellation disabled

TVMOD 0: TV mode at f

1: TV mode at f

FHMULT 0: EW output independent of horizontal frequency 0B ######XD0

1: EW output tracks with horizontal frequency

VOVSCN 0: vertical size 100% 0B #####D2X#

1: vertical size 116.8% for VGA350

CLAMP 0: trailing edge for horizontal clamp 0B ####D3#X#

1: leading edge for horizontal clamp

VBLK 0: vertical blanking = 260 µs 0B###D4##X#

1: vertical blanking = 340 µs

VLC 0: VLINBAL adjustment enabled 0B # # D5 ###X#

1: VLINBAL adjustment forced to centre value

VPC 0: VPOS and HTRAP adjustments enabled 0B # D6 ####X#

1: VPOS and HTRAP adjustments forced to centre value

ACD 0: ASCOR disconnected from PLL2 0B D7 #####X#

1: ASCOR internally connected with PLL2

STDBY

SOFTST

(3)

0: internal power supply enabled 0D XXXXXX#D0 1: internal power supply disabled

(3)

0: soft start not released (pin HPLL2 pulled to ground) 0D XXXXXXD1# 1: soft start is released (power-up via pin HPLL2)

min min

FUNCTION

not activated 01 X D6 ###### activated

SAD

(HEX)

01X######D0

D7 D6 D5 D4 D3 D2 D1 D0

Notes

1. X = don’t care.

2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.

3. Bits STDBY and SOFTST can be reset by internal protection circuit.

1999 Jul 13 34

Page 35

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

1999 Jul 13 35

Table 5 List of I

FUNCTION NAME BITS

Horizontal size HSIZE 8 00 D7 D6 D5 D4 D3 D2 D1 D0 Vertical position VPOS 7 02 D7 D6 D5 D4 D3 D2 D1 X Vertical linearity

balance

Moirecancellation via vertical position

Horizontal pincushion

Moirecancellation via horizontal position

Horizontal position

Vertical linearity VLIN 4 07 D7 D6 D5 D4 # # # #

EW pin balance HPINBAL 4 07 # # # # D3 D2 D1 D0

Vertical size VSIZE 7 08 D7 D6 D5 D4 D3 D2 D1 X Horizontal corner

correction

Horizontal trapezium correction

Horizontal parallelogram

C-bus controlled functions and those accessible by pins; notes 1 and 2

SAD

(HEX)

VLINBAL 4 03 X D6 D5 D4 D3 # # #

VMOIRE 3 03 # # # # # D2 D1 D0

HPIN 6 04 X X D5 D4 D3 D2 D1 D0

HMOIRE 5 05 X X X D4 D3 D2 D1 D0

HPOS 8 06 D7 D6 D5 D4 D3 D2 D1 D0

HCOR 5 09 X X X D4 D3 D2 D1 D0

HTRAP 4 0C D7 D6 D5 D4 # # # #

HPARAL 4 0C # # # # D3 D2 D1 D0

D7 D6 D5 D4 D3 D2 D1 D0

CONTROL

BIT

− 0.1 to 3.6 V HSMOD

VPC ±11.5% VSMOD

VLC ±2.5% of 100%

MOD 0 to 0.08% of

− 0 to 1.44 V VSIZE, VOVSCN,

MOD 0 to 0.05% of

−±13%ofhorizontal

VSC −2to−46% VSIZE, VOVSCN,

HBC and

ACD

− 60 to 100% VSMOD

VSC +6 to −46% of

VPC ±0.33 V VSIZE, VOVSCN,

HPC and

ACD

RANGE

vertical size

vertical amplitude

horizontal period

period

±1% of horizontal period

parabola amplitude

±1% of horizontal period

FUNCTION

TRACKS WITH

VSIZE, VOVSCN, VPOS and VSMOD

−

VPOS,HSIZEand HSMOD

−

VPOS and VSMOD

VSIZE, VOVSCN and VPOS

VSIZE, VOVSCN, VPOS,HSIZEand HSMOD

VPOS,HSIZEand HSMOD

VSIZE, VOVSCN and VPOS

Philips Semiconductors Product speciﬁcation

PC/TV monitors

C-bus autosync deﬂection controllers for

TDA4853; TDA4854

Page 36

This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in

_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in

white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...

1999 Jul 13 36

FUNCTION NAME BITS

TDA4854

Vertical focus VFOCUS 3 0A D7 D6 D5 # # # # #

Horizontal focus HFOCUS 5 0A # # # D4 D3 D2 D1 D0

Notes

1. X = don’t care.

2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.

SAD

(HEX)

D7 D6 D5 D4 D3 D2 D1 D0

CONTROL

BIT

− 0 to 25% VSIZE, VOVSCN

− 0 to 100% −

RANGE

FUNCTION

TRACKS WITH

and VPOS

Philips Semiconductors Product speciﬁcation

PC/TV monitors

C-bus autosync deﬂection controllers for

TDA4853; TDA4854

Page 37

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Start-up procedure

VCC< 8.3 V:

START

Power-down mode (XXXX XXXX)

no acknowledge is given by IC

all register contents are random

VCC > 8.3 V

Standby mode (XXXX XX01)

STDBY = 1

all other register contents are random

S 8CH A 0DH A 00H A P

Protection mode (XXXX XX00)

all other register contents are random

S 8CH A SAD A DATA A P

Protection mode (XXXX XX00)

S 8CH A 0DH A 02H A P

Soft-start sequence (XXXX XX10)

change/refresh of data?

S 8CH A SAD A DATA A P

(1) See Fig.21.

SOFTST = 0

STDBY = 0

SOFTST = 0

STDBY = 0

SOFTST = 0

registers are pre-set

all registers defined?

yes

STDBY = 0

SOFTST = 1

Operating mode (XXXX XX10)

STDBY = 0

SOFTST = 1

yes

SOFTST = 0?

yes

(1)

MGM078

• As long as the supply voltage is too low for correct operation, the IC will give no acknowledge due to internal Power-on reset (POR)

• Supply current is 9 mA or less.

VCC> 8.3 V:

• The internal POR has ended and the IC is in standby mode

• Control bits STDBY and SOFTST are reset to their start values

• All other register contents are random

• Pin HUNLOCK is at HIGH-level.

Setting control bit STDBY = 0:

• Enables internal power supply

• Supply current increases from 9 to 70 mA

• When VCC< 8.6 V register SOFTST cannot be set by

the I2C-bus

• Output stages are disabled, except the vertical output

• Pin HUNLOCK is at HIGH-level.

Setting all registers to defined values:

• Due to the hardware configuration of the IC (no auto-increment) any register setting needs a complete 3-byte I2C-bus data transfer as follows: START - IC address - subaddress - data - STOP.

Setting control bit SOFTST = 1:

• Before starting the soft-start sequence a delay of minimum 80 ms is necessary to obtain correct function of the horizontal drive

• HDRV duty cycle increases

• BDRV duty cycle increases

• PLL1 and PLL2 are enabled.

IC in full operation:

• Pin HUNLOCK is at LOW-level when PLL1 is locked

• Any change of the register content will result in

immediate change of the output behaviour

• Setting control bit SOFTST = 0 is the only way (except power-down via pin VCC) to leave the operating mode.

Soft-down sequence:

• See L4 of Fig.21 for starting the soft-down sequence.

TDA4853; TDA4854

Fig.20 I2C-bus flow for start-up.

1999 Jul 13 37

Page 38

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

Protection and standby mode

Soft-down sequence:

• Start the sequence by setting control bit SOFTST = 0

• BDRV duty cycle decreases

• HDRV duty cycle decreases.

Protection mode:

• Pins HDRV and BDRV are floating

• Continuous blanking at pin CLBL is active

• Pin HUNLOCK is floating

• PLL1 and PLL2 are disabled

• Register contents are kept in internal memory.

Protection mode can be left by 3 ways:

1. Entering standby mode by setting control

2. Starting the soft-start sequence by setting control

3. Decreasing the supply voltage below 8.1 V.

Standby mode:

• Set control bit STDBY = 1

• Driver outputs are floating (same as protection mode)

• Supply current is 9 mA

• Only the I2C-bus and protection circuits are operative

• Contents of all registers except the value of bit STDBY

and bit SOFTST are lost

• See L2 of Fig.20 for continuation.

S 8CH A 0DH A 00H A P

S 8CH A 0DH A 01H A P

(1) See Fig.20.

Soft-down sequence (XXXX XX00)

STDBY = 0

SOFTST = 0

Protection mode (XXXX XX00)

STDBY = 0

SOFTST = 0

registers are set

(1)

SOFTST = 1?

yes

(1)

STDBY = 1?

yes

Standby mode (XXXX XX01)

STDBY = 1

SOFTST = 0

all other register contents are random

MBK382

TDA4853; TDA4854

bit SOFTST = 0 and control bit STDBY = 1

bit SOFTST = 1 (bit STDBY = don’t care); see L3 of Fig.20 for continuation

Fig.21 I2C-bus flow for protection and standby

mode.

1999 Jul 13 38

Page 39

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, full pagewidth

all register contents are random

(1) See Fig.20.

(ANY Mode)

VCC < 8.1 V

Power-Down Mode

no acknowledge is given by IC

(1)

Fig.22 I2C-bus flow for any mode.

MGM079

TDA4853; TDA4854

a soft-down sequency followed by a

soft start sequence is generated

8.6 V

internally.

8.1 V V

IC enters standby mode.

8.6 V

8.1 V

Power-down mode

Power dip of VCC< 8.6 V:

• The soft-down sequence is started first.

• Then the soft-start sequence is generated internally.

Power dip of VCC< 8.1 V or VCC shut-down:

• This function is independent from the operating mode, so it works under any condition.

• All driver outputs are immediately disabled

• IC enters standby mode.

1999 Jul 13 39

Page 40

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

APPLICATION INFORMATION

handbook, full pagewidth

HDRV

34 V

BOP

>10 nF

horizontal flyback pulse

HPLL2

2.5 V

5 V

BIN

SOFT START

OTA

4 C4

BSENS

SRQ

DISCHARGE

TDA4853; TDA4854

(1)

INVERTING

BUFFER

BDRV

TR1

HORIZONTAL

OUTPUT

STAGE

MGM080

EWDRV

For f < 50 kHz and C2 < 47 nF calculation formulas and behaviour of the OTA are the same as for an OP. An exception is the limited output current at BOP (pin 3). See Chapter “Characteristics”, Row Head “B+ control section; see Figs 23 and 24”.

(1) The recommended value for R6 is 1 kΩ.

a. Feedback mode application.

handbook, full pagewidth

horizontal flyback pulse

BSENS

HDRV

BDRV

BSENS

= V

BOP

d(BDRV)

off(min)

MBG600

RESTART(BSENS)

STOP(BSENS)

b. Waveforms for normal operation. c. Waveforms for fault condition.

Fig.23 Application and timing for feedback mode.

1999 Jul 13 40

Page 41

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

HDRV

34 V

BOP

BSENS

>2 nF

BSENS

SRQ

DISCHARGE

EHT adjustment

HPLL2

2.5 V

R1 R2

BIN

power-down

SOFT START

OTA

TR2

INVERTING

TDA4853; TDA4854

horizontal

flyback pulse

(1)

BUFFER

BDRV

HORIZONTAL

OUTPUT

STAGE

EHT

transformer

TR1

MOSFET

MGM081

(1) The recommended value for R4 is 1 kΩ.

handbook, full pagewidth

horizontal flyback pulse

HDRV

BDRV

d(BDRV)

BSENS

MOSFET

BOP

b. Waveforms for normal operation. c. Waveforms for fault condition.

> 10 nF

BOP

a. Forward mode application.

BOP

(discharge time of C

off

BSENS

)

RESTART(BSENS)

STOP(BSENS)

MBG602

Fig.24 Application and timing for feed forward mode.

1999 Jul 13 41

Page 42

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

Start-up sequence and shut-down sequence

handbook, full pagewidth

8.3 V data accepted from I video clamping pulse enabled if control bit STDBY = 0

3.5 V continuous blanking (pin 16 and 17) activated

continuous blanking off

8.6 V PLL2 soft start/soft-down enabled

C-bus

TDA4853; TDA4854

MGM082

(1)

time

handbook, full pagewidth

a. Start-up sequence.

continuous blanking (pin 16 and 17) activated

8.6 V PLL2 soft-down sequence is triggered

8.1 V

no data accepted from I video clamping pulse disabled

b. Shut-down sequence.

(2)

C-bus

3.5 V continuous blanking disappears

MGM083

time

(1) See Figs 20, 21, 22, 26 and 27. (2) See Figs 26b and 27b.

Fig.25 Start-up sequence and shut-down sequence.

1999 Jul 13 42

Page 43

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PLL2 soft start sequence and PLL2 soft-down sequence

handbook, full pagewidth

HPLL2

3.4 V

BDRV duty cycle begins to increase

2.8 V

duty cycle increases

1.7 V

1 V VOUT1 and VOUT2 enabled

HDRV duty cycle has reached nominal value

HDRV duty cycle begins to increase

TDA4853; TDA4854

MGM084

continuous blanking off

4.7 V PLL2 enabled frequency detector enabled HDRV/HFLB protection enabled

BDRV duty cycle has reached nominal value

time

handbook, full pagewidth

HPLL2

a. PLL2 soft start sequence, via the I2C-bus, if VCC> 8.6 V.

continuous blanking (pin 16 and 17) activated

4.7 V PLL2 disabled frequency detector disabled HDRV/HFLB protection disabled

3.4 V

BDRV duty cycle begins to decrease

duty cycle decreases

2.8 V BDRV floating HDRV duty cycle begins to decrease

1.7 V

HDRV floating

1 V VOUT1 and VOUT2 floating

(1)

time

b. PLL2 soft-down sequence, via the I2C-bus, if VCC> 8.6 V.

MGM085

(1)

(1) HDRV, BDRV, VOUT2 and VOUT1 are floating for VCC< 8.6 V.

Fig.26 PLL2 soft start sequence and PLL2 soft-down sequence via the I2C-bus.

1999 Jul 13 43

Page 44

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

handbook, full pagewidth

HPLL2

3.3 V

BDRV duty cycle has reached nominal value

BDRV duty cycle begins to increase

3.0 V

duty cycle increases

1.7 V

HDRV duty cycle has reached nominal value

HDRV duty cycle begins to increase

continuous blanking off

4.6 V PLL2 enabled frequency detector enabled HDRV/HFLB protection enabled

TDA4853; TDA4854

MHB108

time

handbook, full pagewidth

HPLL2

a. PLL2 soft start sequence by external DC current, if VCC> 8.6 V.

MHB109

continuous blanking (pin 16 and 17) activated

4.6 V PLL2 disabled frequency detector disabled HDRV/HFLB protection disabled

3.3 V

BDRV duty cycle begins to decrease

duty cycle decreases

3.0 V BDRV floating HDRV duty cycle begins to decrease

1.7 V

HDRV floating

(1)

time

b. PLL2 soft-down sequence by external DC current, if VCC> 8.6 V.

(1)

(1) HDRV, BDRV, VOUT2 and VOUT1 are floating for VCC< 8.6 V.

Fig.27 PLL2 soft start sequence and PLL2 soft-down sequence by external DC current.

1999 Jul 13 44

Page 45

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

handbook, full pagewidth

XRAY

HUNLOCK

BDRV duty cycle

HDRV duty cycle

VOUT1, VOUT2

X-ray latch triggered

approximately 25 ms

TDA4853; TDA4854

floating

MGM087

Vertical linearity error

(1) I

VOUT=IVOUT1

(2) I1=I

VOUT

(3) I2=I

VOUT

(4) I3=I

VOUT

Which means:

Vertical linearity error =

at V at V at V

− I

VOUT2 VCAP VCAP VCAP

I1I3–

--------------

Fig.28 Activation of the soft-down sequence via pin XRAY.

handbook, halfpage

. = 1.9 V. = 2.6 V. = 3.3 V.

–

1I2



–

1 max

--------------



--------------

–

2I3

VOUT

(µA)

+415

−415

(1)

(2)

(3)

MBG551

(4)

VCAP

Fig.29 Definition of vertical linearity error.

1999 Jul 13 45

Page 46

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

Printed-circuit board layout

handbook, full pagewidth

external components of horizontal section

further connections to other components

or ground paths are not allowed

TDA4853; TDA4854

external components of vertical section

pin 25 should be the 'star point' for all small signal components

no external ground tracks connected here

2.2 nF47 nF

TDA4853; TDA4854

470 pF

B-drive line in parallel to ground

SMD

For optimum performance of the TDA4853; TDA4854 the ground paths must be routed as shown. Only one connection to other grounds on the PCB is allowed. Note: The tracks for HDRV and BDRV should be kept separate.

100 µF

12 V

MGM086

only this path may be connected

to general ground of PCB

Fig.30 Hints for printed-circuit board (PCB) layout.

1999 Jul 13 46

Page 47

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

INTERNAL PIN CONFIGURATION

PIN SYMBOL INTERNAL CIRCUIT

1 HFLB

1.5 kΩ

7 x

2 XRAY

5 kΩ

TDA4853; TDA4854

MBG561

3 BOP

4 BSENS

6.25 V

MBG562

5.3 V

MBG563

1999 Jul 13 47

MBG564

Page 48

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

5 BIN

MBG565

6 BDRV

7 PGND power ground, connected to substrate 8 HDRV

TDA4853; TDA4854

MBG566

9 XSEL

10 V

11 EWDRV

MGM089

4 kΩ

MBK381

MGM090

108 Ω

MBG570

1999 Jul 13 48

Page 49

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

12 VOUT2

13 VOUT1

14 VSYNC

TDA4853; TDA4854

MBG571

MBG572

15 HSYNC

16 CLBL

100 Ω

7.3 V

2 kΩ

1.28 V

85 Ω

7.3 V

1.4 V

MBG573

1.4 V

MBG574

MBG575

1999 Jul 13 49

Page 50

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

17 HUNLOCK

18 SCL

19 SDA

TDA4853; TDA4854

MGM091

MGM092

20 ASCOR

21 VSMOD

MGM093

480 Ω

MGM094

250 Ω

5 V

MGM095

1999 Jul 13 50

Page 51

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

22 VAGC

23 VREF

TDA4853; TDA4854

MBG581

3 V

24 VCAP

25 SGND signal ground 26 HPLL1

27 HBUF

MBG582

MBG583

4.3 V

MGM096

1999 Jul 13 51

5 V

MGM097

Page 52

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

28 HREF 29 HCAP

76 Ω

7.7 V

30 HPLL2

7.7 V

TDA4853; TDA4854

2.525 V

MBG585

31 HSMOD

HFLB

250 Ω

6.25 V

MGM098

5 V

MGM099

1999 Jul 13 52

Page 53

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

PIN SYMBOL INTERNAL CIRCUIT

32 FOCUS

Note

1. This pin is internally connected for TDA4853.

Electrostatic discharge (ESD) protection

(1)

TDA4853; TDA4854

120 Ω

200 Ω

120 Ω

MGM100

MBG559

Fig.31 ESD protection for pins 4, 11 to 13,

16 and 17.

7.3 V

MBG560

Fig.32 ESD protection for pins 2, 3, 5, 18 to 24

and 26 to 32.

1999 Jul 13 53

Page 54

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for PC/TV monitors

PACKAGE OUTLINE

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

seating plane

TDA4853; TDA4854

SOT232-1

w M

(e )

pin 1 index

0 5 10 mm

scale

DIMENSIONS (mm are the original dimensions)

UNIT b

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION

SOT232-1

max.

4.7 0.51 3.8

min.

max.

IEC JEDEC EIAJ

1.3

0.8

0.53

0.40

REFERENCES

0.32

0.23

cEe M

(1) (1)

29.4

28.5

9.1

8.7

(1)

3.2

2.8

EUROPEAN

PROJECTION

10.7

10.2

12.2

10.5

0.181.778 10.16

ISSUE DATE

92-11-17 95-02-04

max.

1.6

1999 Jul 13 54

Page 55

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

SOLDERING Introduction to soldering through-hole mount

packages

This text gives a brief insight to wave, dip and manual soldering.Amore in-depth account of soldering ICs canbe found in our

Packages”

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

DBS, DIP, HDIP, SDIP, SIL suitable suitable

“Data Handbook IC26; Integrated Circuit

(document order number 9398 652 90011).

PACKAGE

Thetotalcontacttimeofsuccessive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SOLDERING METHOD

DIPPING WAVE

(1)

stg(max)

). If the

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

1999 Jul 13 55

Page 56

Philips Semiconductors Product speciﬁcation

I2C-busautosync deﬂection controllers for

TDA4853; TDA4854

PC/TV monitors

DEFINITIONS

Data sheet status

Objective speciﬁcation This data sheet contains target or goal speciﬁcations for product development. Preliminary speciﬁcation This data sheet contains preliminary data; supplementary data may be published later. Product speciﬁcation This data sheet contains ﬁnal product speciﬁcations.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the speciﬁcation is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the speciﬁcation.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I

Purchase of Philips I components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

C COMPONENTS

C components conveys a license under the Philips’ I2C patent to use the

1999 Jul 13 56

Page 57

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

NOTES

TDA4853; TDA4854

1999 Jul 13 57

Page 58

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

NOTES

TDA4853; TDA4854

1999 Jul 13 58

Page 59

Philips Semiconductors Product speciﬁcation

I2C-bus autosync deﬂection controllers for PC/TV monitors

NOTES

TDA4853; TDA4854

1999 Jul 13 59

Page 60

Philips Semiconductors – a w orldwide compan y

Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,

Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor,

254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PTPhilips Development Corporation,Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, ViaCasati,23 - 20052 MONZA (MI), Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO,

Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc.,

106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 62 5344, Fax.+381 11 63 5777

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

1999

Internet: http://www.semiconductors.philips.com

SCA

Printed in The Netherlands 545004/02/pp60 Date of release: 1999 Jul 13 Document order number: 9397 750 05275