Datasheet SY10H641, SY100H641 Datasheet (MICREL)

Page 1
SINGLE SUPPLY 1:9 PECL-TO-TTL
ClockWorks™
SY10H641
SY100H641
FEATURES
■ Input frequencies up to 135MHz
■ PECL-to-TTL version of popular ECLinPS E111
■ Guaranteed low skew specification
■ Latched input
■ Differential internal design
■ V
BB output VECL for single-ended operation
■ Single +5V supply
■ Reset/enable
■ Extra TTL and ECL power/ground pins
■ Choice of ECL compatibility: MECL 10KH (10Hxxx)
or 100K (100Hxxx)
■ Available in 28-pin PLCC package
TTL Outputs
Q0
Q1
Q2
DESCRIPTION
The SY10/100H641 are single supply, low skew translating 1:9 clock drivers. Devices in the Micrel­Synergy H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.
The devices feature a 24mA TTL output stage with AC performance specified into a 50pF load capacitance. A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pull­downs), the latch is transparent. A HIGH on the enable pin (EN) forces all outputs LOW.
The 10H version is compatible with MECL 10KH ECL logic levels. The 100H version is compatible with 100K levels.
PIN CONFIGURATIONBLOCK DIAGRAM
7
6
T
T
Q
G
V
25 24 23 22 21 20 19
26
G
T
27
Q
5
28
V
T
1
Q
4
2
V
T
3
Q
3
4
G
T
TOP VIEW
PLCC
567891011
8
T
T
Q
Q
G
V
18
V
BB
17
D
16
D
15
V
E
14
LEN
13 12
G EN
E
PECL Input
D D
VBB
LEN
EN
Q3
Q
D
Q4
2
T
Q
G
T
T
1
V
Q
T
0
V
G
Q
PIN NAMES
Q5
Q6
Q7
Q8
1
Pin Function
GT TTL Ground (0V) VT TTL VCC (+5.0V) VE ECL VCC (+5.0V) GE ECL Ground (0V) D, D Signal Input (PECL) VBB VBB Reference Output (PECL) Q0 - Q8 Signal Outputs (TTL) EN Enable Input (PECL) LEN Latch Enable Input (PECL)
Rev.: D Amendment: /0 Issue Date: March, 1999
Page 2
Micrel
ClockWorks™
SY10H641
SY100H641
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol Rating Value Unit
E (ECL) Power Supply –0.5 to +7.0 V
V VT (TTL) Voltage –0.5 to +7.0
VI (ECL) Input Voltage 0.0 to VEE V
OUT (TTL) Disabled 3-State 0.0 to VCCT V
V
Output
I
OUT (ECL) Output Current mA
TRUTH TABLE
D LEN EN Q
LL LL HL LH XH LQ0 XX HL
- Continuous 50
- Surge 100 Tstore Storage Temperature –65 to +150 ˚C T
A Operating Temperature 0 to +85 ˚C
NOTE:
1. Do not exceed.
VCC AND CLOAD
Ranges to meet duty cycle requirement: 0°C ≤ TA ≤ 85°C. Output duty cycle measured relative to 1.5V.
Symbol Parameter Min. Typ. Max. Unit Condition
W1 Ranges of VCC and CL to meet min. VCC 4.75 5.0 5.25 V All Outputs
P
pulse width (HIGH or LOW) at CL 10 — 50 pF fOUT ≤ 40MHz PW 11 — — ns
W2 Ranges of VCC and CL to meet min. VCC 4.875 5.0 5.125 V All Outputs
P
pulse width (HIGH or LOW) at CL 15 — 27 pF fOUT ≤ 50MHz PW 9.0 — — ns
DC ELECTRICAL CHARACTERISTICS
VT = VE = 5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Max. Min. Max. Min. Max. Unit Condition
EE Power Supply Current ECL — 30 — 30 — 30 mA VE Pin
I
CCH TTL — 30 — 30 — 30 Total all VT pins
I
CCL —35—35—35
I
TTL DC ELECTRICAL CHARACTERISTICS
VT = VE = 5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Max. Min. Max. Min. Max. Unit Condition
VOH Output HIGH Voltage 2.0 — 2.0 — 2.0 — V IOH = –15mA VOL Output LOW Voltage — 0.5 — 0.5 — 0.5 V IOL = 24mA
OS Output Short Circuit Current –100 –225 –100 –225 –100 –225 mA VOUT = 0V
I
2
Page 3
ClockWorks™
Micrel
SY10H641
SY100H641
10H ECL DC ELECTRICAL CHARACTERISTICS
VT = VE = 5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Max. Min. Max. Min. Max. Unit Condition
IIH Input HIGH Current — 225 — 175 — 175 µA— IIL Input LOW Current 0.5 — 0.5 — 0.5 — µA—
(1)
(1)
(1)
3.830 4.160 3.870 4.190 3.940 4.280 V VE = 5.0V
3.050 3.520 3.050 3.520 3.050 3.555 V VE = 5.0V
3.620 3.730 3.650 3.750 3.690 3.810 V VE = 5.0V
VIH Input HIGH Voltage VIL Input LOW Voltage VBB Output Reference Voltage
NOTE:
IH, VIL and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = +5.0V.
1. V
100H ECL DC ELECTRICAL CHARACTERISTICS
VT = VE = 5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Max. Min. Max. Min. Max. Unit Condition
IIH Input HIGH Current — 225 — 175 — 175 µA— IIL Input LOW Current 0.5 — 0.5 — 0.5 — µA—
(1)
(1)
(1)
3.835 4.120 3.835 4.120 3.835 4.120 V VE = 5.0V
3.190 3.525 3.190 3.525 3.190 3.525 V VE = 5.0V
3.620 3.740 3.620 3.740 3.620 3.740 V VE = 5.0V
VIH Input HIGH Voltage VIL Input LOW Voltage VBB Output Reference Voltage
NOTE:
1. VIH, VIL and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = +5.0V.
AC ELECTRICAL CHARACTERISTICS
VT = VE = 5.0V ± 5%
TA = 0°CTA = +25°CTA = +85°C
Symbol Parameter Min. Max. Min. Max. Min. Max. Unit Condition
PLH Propagation Delay 5.0 6.0 4.8 5.8 5.3 6.3 ns CL = 50pF
t tPHL D to Output
tskpp Part-to-Part Skew tskew++ Within-Device Skew tskew– – Within-Device Skew t
PLH Propagation Delay 4.9 6.9 4.9 6.9 5.0 7.0 ns CL = 50pF
tPHL LEN to Output t
PLH Propagation Delay 5.0 7.0 4.9 6.9 5.0 7.0 ns CL = 50pF
tPHL EN to Output tr Output Rise/Fall Time — 1.7 — 1.7 — 1.7 ns CL = 50pF
tf 0.8V to 2.0V — 1.6 — 1.6 — 1.6 fMAX Maximum Input Frequency — Pulse Width 1.5 — 1.5 — 1.5 — ns — — Recovery Time 1.25 — 1.25 — 1.25 — ns — tS Set-up Time 0.5 (typ.) 0.5 (typ.) 0.5 (typ.) ns — t
H Hold Time 0.5 (typ.) 0.5 (typ.) 0.5 (typ.) ns —
NOTES:
1. Device-to-Device Skew considering HIGH-to-HIGH transitions at common power supply voltage.
2. Within-Device Skew considering HIGH-to-HIGH transitions at common power supply voltage.
(1,4)
(2,4) (3,4)
(5,6)
— 1.0 — 1.0 — 1.0 ns CL = 50pF — 0.5 — 0.5 — 0.5 ns CL = 50pF — 0.5 — 0.5 — 0.5 ns CL = 50pF
135 — 135 — 135 — MHz CL = 50pF
3. Within-Device Skew considering LOW-to-LOW transitions at common power supply voltage.
4. All skew parameters are guaranteed but not tested.
5. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing.
6. The fMAX value is specified as the minimum guaranteed maximum frequency. Actual operational maximum frequency may be greater.
3
Page 4
Micrel
TTL SWITCHING CIRCUIT
ClockWorks™
SY10H641
SY100H641
Use 0.1µF capacitors for decoupling.
PECL
Pulse
50Ω Coax
Generator
50Ω Coax
Use oscilloscope internal 50Ω load for termination
In Out
CH A
ECL/TTL PROPAGATION DELAY — SINGLE ENDED
V
EE
Device
Under
Test
Oscilloscope
VCC & V
50Ω Coax
CCO
TTL
450Ω
CH B
50%
V
IN
T
pd++
1.5V
V
OUT
ECL/TTL WAVEFORMS: RISE AND FALL TIMES
2.0V
V
OUT
T
rise
T
fall
0.8V
T
pd– –
LOGIC DIAGRAMPRODUCT ORDERING CODE
Ordering Package Operating
Code Type Range
SY10H641JC J28-1 Commercial SY10H641JCTR J28-1 Commercial SY100H641JC J28-1 Commercial SY100H641JCTR J28-1 Commercial
4
Page 5
Micrel
28 LEAD PLCC (J28-1)
ClockWorks™
SY10H641
SY100H641
Rev. 03
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
5
Loading...