Page 1
STW8NC70Z
N-CHANNEL 700V - 1.1 Ω - 7A TO-247
Zener-Protected PowerMESH™III MOSFET
TYPE V
DSS
STW8NC70Z 700 V < 1.38
■ TYPICAL R
■ EXTREMELY HIGH dv /d t CAPABILITY GATE-
(on) = 1.1 Ω
DS
R
DS(on)
I
D
Ω
7A
TO-SOURCE ZENER DIODES
■ 100% AVALANCHE TESTED
■ VERY LOW INTRINSIC CAPAC ITANCES
■ GATE CHARGE MINIMIZED
DESCRIPTION
The third generation of MESH O VERLAY™ Power
MOSFETs for very high voltage exhibits unsurpassed on-resistance per unit area while integrating
back-to-back Zener diodes between gate and
source. Such arrangement gives extra ESD capability with higher ruggedness performance as requested by a large variety of single-switch applications.
APPLICATIONS
■ SINGLE-ENDED SMPS IN MONITORS,
COMPUTER AND INDUSTRIAL APPLICATION
■ WELDING EQUIPMENT
TO-247
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
DS
V
DGR
V
GS
I
D
I
D
I
DM
P
TOT
I
GS
V
ESD(G-S)
dv/dt (1) Peak Diode Recovery voltage slope 3 V/ns
T
stg
T
j
(•)Pu l se width limited by safe operati ng area
≤7A, di/dt ≤100A/µs, VDD ≤ V
(1)I
SD
(*)Limit ed only by maximum temperatur e al l owed
Drain-source Voltage (VGS = 0)
Drain-gate Voltage (RGS = 20 kΩ)
700 V
700 V
Gate- source Voltage ±25 V
Drain Current (continuos) at TC = 25°C
Drain Current (continuos) at TC = 100°C
(●)
Drain Current (pulsed) 28 A
Total Dissipation at TC = 25°C
7A
4.4 A
160 W
Derating Factor 1.28 W/°C
Gate-source Current (*) ±50 mA
Gate source ESD(HBM-C=100pF, R=15K
Ω)
3KV
Storage Temperature –65 to 150 °C
Max. Operating Junction Temperature 150 °C
, Tj ≤ T
(BR)DSS
JMAX.
1/8May 2001
Page 2
STW8NC70Z
THERMA L D ATA
Rthj-case Thermal Resistance Junction-case Max 0.78 °C/W
Rthj-amb Thermal Resistance Junction-ambient Max 30 °C/W
Rthc-sink Thermal Resistance Case-sink Typ 0.1 °C/W
T
l
AVALANCHE CHARACTERISTICS
Symbol Parameter Max Value Unit
I
AR
E
AS
ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)
OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
(BR)DSS
∆
BV
DSS
I
DSS
I
GSS
Maximum Lead Temperature For Soldering Purpose 300 °C
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
max)
j
Single Pulse Avalanche Energy
(starting T
Drain-source
Breakdown Voltage
Breakdown Voltage Temp.
/∆T
J
Coefficient
Zero Gate Voltage
Drain Current (V
Gate-body Leakage
Current (V
= 25 °C, ID = IAR, VDD = 50 V)
j
I
D
I
D
V
= 0)
DS
GS
= 0)
V
V
= 250 µA, VGS = 0
= 1 mA, VGS = 0
= Max Rating
DS
= Max Rating, TC = 125 °C
DS
= ±20V
GS
700 V
7A
250 mJ
1 V/°C
1µA
50 µA
±10 µA
ON (1)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
V
GS(th)
R
DS(on)
I
D(on)
Gate Threshold Voltage
Static Drain-source On
Resistance
On State Drain Current
= VGS, ID = 250 µA
DS
= 10 V, ID = 3.5 A
V
GS
V
> I
D(on)
=10V
x R
DS
V
GS
DS(on)max,
345V
1.1 1.38
7A
DYNAMIC
Symbol Parameter Test Conditions Min. Typ. Max. Unit
> I
g
(1)
fs
C
iss
C
oss
C
rss
Forward Transconductance
Input Capacitance
Output Capacitance 140 pF
Reverse Transfer
Capacitance
D(on)
x R
DS(on)max,
V
I
D
DS
=3.5A
VDS = 25V, f = 1 MHz, VGS = 0
7S
1840 pF
18 pF
Ω
2/8
Page 3
STW8NC70Z
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON (RESISTIVE LOAD)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
t
d(on)
Q
Q
Q
t
r
gs
gd
Turn-on Delay Time
Rise Time 8 ns
Total Gate Charge
g
Gate-Source Charge 11 nC
Gate-Drain Charge 19 nC
SWITCHING OFF (INDUCTIVE LOAD)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
t
r(Voff)
t
t
f
c
Off-voltage Rise Time
Fall Time 10 ns
Cross-over Time 19 ns
SOURCE DRAIN DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
I
SD
I
SDM
VSD (1)
t
rr
Q
I
RRM
Source-drain Current 7 A
(2)
Source-drain Current (pulsed) 28 A
Forward On Voltage
Reverse Recovery Time
Reverse Recovery Charge 5.8 µC
rr
Reverse Recovery Current 20 A
= 350V, ID = 3.5A
DD
RG= 4.7Ω VGS = 10V
(see test circuit, Figure 3)
V
= 560V, ID = 7 A,
DD
V
= 10V
GS
VDD = 560V, ID = 7 A,
RG=4.7Ω, V
GS
= 10V
(see test circuit, Figure 5)
ISD = 7 A, VGS = 0
ISD = 7 A, di/dt = 100A/µs,
VDD = 50V, Tj = 150°C
(see test circuit, Figure 5)
24 ns
47 66 nC
11 ns
1.6 V
575 ns
GATE-SOURCE ZENER DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
BV
GSO
α
T Voltage Thermal Coefficient T=25°C Note(3) 1.3
Rz Dynamic Resistance
Note: 1. Pulsed: Pu l se duration = 300 µs, duty cycle 1. 5 %.
2. Pulse width li mited by safe operating area .
3. ∆
Gate-Source Breakdown
Voltage
= αT (25°-T) BV
V
BV
GSO
(25°)
Igs=± 1mA (Open Drain) 25 V
10
I
= 50 mA
GS
90
-4
/°C
Ω
PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES
The built-in back-to-back Zener diodes have specif ically been designed to enhanc e not only t he dev ice’s
ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be
applied from gate to souce. In this respect the 25V Zener voltage is appropiate to achieve an efficient and
cost-effective intervention to protect the device’s integrit y. These int egrated Zener diodes thus avoi d t he
usage of external components.
3/8
Page 4
STW8NC70Z
Ther m al Impe d anceSafe Operating Area
Output Characteristics
Transfer Characteristics
Static Drain-source On ResistanceTransconductance
4/8
Page 5
STW8NC70Z
Capacitance VariationsGate Charge vs Gate-source Voltage
Normalized On Resistance vs Temperatur eNormalized Gate Threshold Volta ge vs Temp.
Source-drain Diode Forward Characteristics
5/8
Page 6
STW8NC70Z
Fig. 2: Unclamped Inductive WaveformFig. 1: Unclamped Inductive Load Test Circuit
Fig. 3: Switching Times Test Circuits For
Resistive Load
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
Fig. 4: Gate Charge test Circuit
6/8
Page 7
TO-247 MECHANICAL DATA
STW8NC70Z
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.7 5.3 0.185 0.209
D 2.2 2.6 0.087 0.102
E 0.4 0.8 0.016 0.031
F 1 1.4 0.039 0.055
F3 2 2.4 0.079 0.094
F4 3 3.4 0.118 0.134
G 10.9 0.429
H 15.3 15.9 0.602 0.626
L 19.7 20.3 0.776 0.779
L3 14.2 14.8 0.559 0.582
L4 34.6 1.362
L5 5.5 0.217
M 2 3 0.079 0.118
mm inch
P025P
7/8
Page 8
STW8NC70Z
8/8
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such informa tion n or for an y infring ement of patent s or other rig hts of third part ies which may resu lt from its use . No l i cen se i s
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical compo nents in life support devices or systems without express written approval of STMicroelectronics.
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
The ST logo is a trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
Loading...