Page 1
STW45NM50
N-CHANNEL 500V - 0.07Ω - 45A TO-247
MDmeshPower MOSFET
PRELIMINARY DATA
TYPE V
STW45NM50 500V <0.09Ω 45 A
■ TYPICAL R
■ HIGH dv/dt AND AVALANCHE CAPABILITIES
■ 100% AVALANCHE TESTED
■ LOW INPUT CAPACITANCE AND GATE
DS
DSS
(on) = 0.07Ω
R
DS(on)
I
D
CHARGE
■ LOW GATEINPUT RESISTANCE
■ TIGHT PROCESS CONTROL AND HIGH
MANUFACTURING YIELDS
DESCRIPTION
The MDmesh is a new revolutionary MOSFET
technology that associates the Multiple Drain process with the Company’s PowerMESH horizontal
layout. The resulting producthas an outstanding low
on-resistance, impressively high dv/dt and excellent
avalanche characteristics. The adoption of the
Company’s proprietary strip technique yields overall
dynamic performancethat is significantly better than
that of similar competition’s products.
APPLICATIONS
The MDmesh family isvery suitable for increasing
power density of high voltage converters allowing
system miniaturization and higher efficiencies.
3
2
1
TO-247
INTERNAL SCHEMATIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
DS
V
DGR
V
GS
I
D
I
D
I
DM
P
TOT
dv/dt Peak Diode Recovery voltage slope 6 V/ns
T
stg
T
j
(•)Pulse width limitedby safe operating area
June 2000
Drain-source Voltage (VGS= 0) 500 V
Drain-gate Voltage (RGS=20kΩ) 500 V
Gate- source Voltage ±30 V
Drain Current (continuos) at TC=25°C45A
Drain Current (continuos) at TC= 100°C 28.4 A
(●) Drain Current (pulsed) 180 A
TotalDissipation at TC=25°C
Derating Factor 2.08 W/°C
Storage Temperature –65 to 150 °C
Max. Operating Junction Temperature 150 °C
260 W
1/6
Page 2
STW45NM50
THERMAL DATA
Rthj-case Thermal Resistance Junction-case Max 0.48 °C/W
Rthj-amb Thermal Resistance Junction-ambient Max 30 °C/W
Rthc-sink Thermal Resistance Case-sink Typ 0.1 °C/W
T
l
AVALANCHE CHARACTERISTICS
Symbol Parameter Max Value Unit
I
AR
E
AS
ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)
OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
(BR)DSS
I
DSS
I
GSS
Maximum Lead Temperature For Soldering Purpose 300 °C
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
max)
j
Single Pulse Avalanche Energy
(starting T
Drain-source
Breakdown Voltage
Zero Gate Voltage
Drain Current (V
Gate-body Leakage
Current (V
=25°C, ID=IAR,VDD=50V)
j
I
= 250 µA, VGS=0
D
= Max Rating
V
DS
=0)
DS
GS
=0)
V
= Max Rating, TC= 125 °C
DS
= ±30V
V
GS
500 V
45 A
1400 mJ
1 µA
10 µA
±100 nA
ON (1)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
GS(th)
R
DS(on)
I
D(on)
Gate Threshold Voltage
Static Drain-source On
Resistance
On State Drain Current
V
DS=VGS,ID
= 10V, ID= 22.5A
V
GS
V
DS>ID(on)xRDS(on)max,
= 250µA
VGS=10V
345V
0.07 0.09 Ω
45 A
DYNAMIC
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
g
(1)
fs
C
iss
C
oss
C
rss
R
G
Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
Forward Transconductance
Input Capacitance
Output Capacitance 710 pF
Reverse Transfer
Capacitance
Gate Input Resistance
DS>ID(on)xRDS(on)max,
ID= 22.5A
V
= 25V, f = 1 MHz, VGS=0
DS
f=1 MHz Gate DC Bias = 0
Test Signal Level = 20mV
Open Drain
25 S
4400 pF
110 pF
1.3 Ω
2/6
Page 3
STW45NM50
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON
Symbol Parameter Test Conditions Min. Typ. Max. Unit
V
t
d(on)
Q
Q
Q
t
r
g
gs
gd
Turn-on Delay Time
Rise Time 8 ns
TotalGate Charge
Gate-Source Charge 33 nC
Gate-Drain Charge 83 nC
SWITCHING OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
t
r(Voff)
t
t
f
c
Off-voltage Rise Time
Fall Time 6 ns
Cross-over Time 13 ns
SOURCE DRAIN DIODE
Symbol Parameter Test Conditions Min. Typ. Max. Unit
I
SD
I
SDM
V
SD
t
rr
Q
rr
I
RRM
Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
Source-drain Current 45 A
(2)
Source-drain Current (pulsed) 180 A
(1)
Forward On Voltage
Reverse Recovery Time
Reverse Recovery Charge 1.6 µC
Reverse Recovery Current 100 A
= 250V, ID= 22.5A
DD
= 4.7Ω VGS= 10V
R
G
(see test circuit, Figure 3)
V
= 400V, ID= 45A,
DD
= 10V
V
GS
V
= 400V,ID= 45A,
DD
= 4.7Ω, VGS=10V
R
G
(see test circuit, Figure 5)
ISD= 45A, VGS=0
I
= 45A, di/dt = 100A/µs,
SD
= 100V, Tj= 150°C
V
DD
(see test circuit, Figure 5)
16 ns
100 135 nC
14 ns
1.5 V
270 ns
3/6
Page 4
STW45NM50
Fig. 2: Unclamped Inductive WaveformFig. 1: Unclamped Inductive Load Test Circuit
Fig. 3: Switching Times Test Circuit For
Resistive Load
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
Fig. 4: Gate Charge test Circuit
4/6
Page 5
TO-247 MECHANICAL DATA
STW45NM50
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.7 5.3 0.185 0.209
D 2.2 2.6 0.087 0.102
E 0.4 0.8 0.016 0.031
F 1 1.4 0.039 0.055
F3 2 2.4 0.079 0.094
F4 3 3.4 0.118 0.134
G 10.9 0.429
H 15.3 15.9 0.602 0.626
L 19.7 20.3 0.776 0.779
L3 14.2 14.8 0.559 0.582
L4 34.6 1.362
L5 5.5 0.217
M 2 3 0.079 0.118
mm inch
P025P
5/6
Page 6
STW45NM50
6/6
Information furnished is believed to beaccurate and reliable. However, STMicroelectronics assumes no responsibility for theconsequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. Thispublication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components inlife support devices or systems without express written approval of STMicroelectronics.
Australia -Brazil - China - Finland - France - Germany - Hong Kong - India- Italy - Japan - Malaysia - Malta -Morocco -
The ST logois a trademarkof STMicroelectronics
2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronicsGROUP OF COMPANIES
Singapore - Spain -Sweden - Switzerland - United Kingdom- U.S.A.
http://www.st.com
Loading...