This PowerMOSFET is the latest developmentof
STMicroelectronicsunique”SingleFeature
Size” strip-based process. The resulting transi-
stor showsextremelyhigh packing densityfor low
on-resistance, rugged avalanche characteristics
and less critical alignment steps therefore a remarkablemanufacturingreproducibility.
Ther mal Resistanc e Junct ion-PC Boa rdMax
Ther mal Resistanc e Junct ion-ambientMax
Ther mal Resistanc e Case-sinkTy p
Maximum Lead Temperatur e For Soldering Pu rpose
l
Avalanche Current, Repe titive or Not-Repetitive
(pulse width limited by T
Single Pul se Avalanche Ener gy
AS
(starting T
=25oC, ID=IAR,VDD=25V)
j
max)
j
2.72
100
1.5
275
30A
100mJ
o
C/W
o
C/W
o
C/W
o
C
ELECTRICAL CHARACTERISTICS
=25oC unless otherwisespecified)
(T
case
OFF
SymbolParameterTest ConditionsMin.Typ.Max.U nit
V
(BR)DSS
Drain-source
ID=250µAVGS=060V
Break dow n Vo lt age
I
DSS
I
GSS
Zero Gate Voltage
Drain Curre nt (V
GS
Gat e- bod y Leakag e
Current (V
DS
=0)
=0)
V
=MaxRating
DS
=MaxRatingTc= 125oC
V
DS
V
=± 20 V
GS
1
10
100nA
±
ON(∗)
SymbolParameterTest ConditionsMin.Typ.Max.U nit
V
GS(th)
R
DS(on)
I
D(on)
Gate Threshold Volt age VDS=VGSID= 250 µ A11.72.5V
Sta t ic Drain-s our c e On
Resistance
VGS=10V ID=15A
=5VID=15A
V
GS
On State Drain Current VDS>I
D(on)xRDS(on )max
0.022
0.025
30A
0.028
0.030ΩΩ
VGS=10V
DYNAMIC
SymbolParameterTest ConditionsMin.Typ.Max.U nit
g
(∗)Forward
fs
Tr ansc on duc tance
C
C
C
Input Capaci t ance
iss
Out put Capac itance
oss
Reverse Transfer
rss
Capacit a nc e
VDS>I
D(on)xRDS(on )maxID
= 1 5 A1525S
VDS=25V f=1MHz VGS= 0 V2370
350
90
µ
µA
pF
pF
pF
A
2/8
Page 3
STD30NE06L
ELECTRICAL CHARACTERISTICS
(continued)
SWITCHING ON
SymbolParameterTest ConditionsMin.Typ.Max.U nit
t
d(on)
Tur n-on Delay Time
Rise Time
t
r
VDD=30VID=15A
R
=4.7
G
Ω
VGS=5V
27
10050135
(Resis t iv e Load, see fig. 3)
Q
Q
Q
Tot al Gate Charge
g
Gat e- Source Char g e
gs
Gate-Drain Charge
gd
VDD=30V ID=30A VGS=5V31
13
13.5
41nC
SWITCHING OFF
SymbolParameterTest ConditionsMin.Typ.Max.U nit
t
r(Voff)
t
t
Off-volt age Rise Time
Fall T ime
f
Cross-over Tim e
c
VDD=48VID=30A
=4.7 ΩVGS=5V
R
G
(Indu ct iv e Load, see fig . 5)
20
45
72
27
60
100
SOURCEDRAIN DIODE
SymbolParameterTest ConditionsMin.Typ.Max.U nit
I
V
I
SDM
SD
Q
I
RRM
SD
t
Source-drain Current
(•)
Source-drain Current
30
120
(pulsed)
(∗)ForwardOnVoltage ISD=30A VGS=01.5V
Reverse Recovery
rr
Time
Reverse Recovery
rr
ISD= 30 Adi/dt = 100 A/µs
=30VTj=150oC
V
DD
(see test circuit, fig. 5)
55
0.1
Charge
Reverse Recovery
3.5
Current
ns
ns
nC
nC
ns
ns
ns
A
A
ns
µ
A
C
(∗) Pulsed:Pulse duration = 300µs, duty cycle 1.5%
(•) Pulse width limited by safeoperating area
SafeOperating AreaThermalImpedance
3/8
Page 4
STD30NE06L
OutputCharacteristics
Transconductance
TransferCharacteristics
Static Drain-sourceOn Resistance
Gate Charge vs Gate-sourceVoltage
4/8
CapacitanceVariations
Page 5
STD30NE06L
NormalizedGate ThresholdVoltage vs
Temperature
Source-drainDiode Forward Characteristics
NormalizedOn Resistancevs Temperature
5/8
Page 6
STD30NE06L
Fig. 1:
UnclampedInductiveLoad TestCircuit
Fig. 3: SwitchingTimes Test Circuits For
ResistiveLoad
Information furnished is believed tobeaccurateand reliable. However, STMicroelectronics assumesno responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may resultfrom its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specificationmentioned in this publicationare
subjecttochange without notice.Thispublication supersedesand replacesall information previouslysupplied.STMicroelectronics products
are not authorizedfor useas critical components in lifesupport devices or systems without express written approval of STMicroelectronics.
The STlogo is a trademark of STMicroelectronics
1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China -France - Germany - Italy- Japan- Korea- Malaysia - Malta - Mexico - Morocco - The Netherlands -