This PowerMOSFET is the latest developmentof
STMicroelectronicsunique”SingleFeature
Size”strip-basedprocess. The resulting
transistor shows extremely high packing density
forlowon-resistance,ruggedavalanche
characteristics and less critical alignment steps
thereforearemarkablemanufacturing
reproducibility.
APPLICATIONS
■ HIGHCURRENT, HIGH SPEED SWITCHING
■ SOLENOIDAND RELAYDRIVERS
■ MOTORCONTROL, AUDIOAMPLIFIERS
■ DC-DC& DC-ACCONVERTERS
■ AUTOMOTIVEENVIRONMENT
3
1
D2PAK
TO-263
(suffix ”T4”)
INTERNAL SCHEMATIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
V
V
V
I
DM
P
dv/dt (
T
(•) Pulsewidth limited by safeoperating area(1)ISD≤ 50 A, di/dt ≤ 300 A/µs, VDD≤ V
December 1998
Dra in- sour c e Vol t age (VGS= 0)100V
DS
Dra in- gate Voltage ( RGS=20kΩ)100V
DGR
Gat e-source Voltage± 20V
GS
I
Dra in Current ( continuous) at Tc=25oC50A
D
I
Dra in Current ( continuous) at Tc=100oC35A
D
(•)D rain Cu rr ent ( p uls ed )200A
Tot al Dissipation at Tc=25oC150W
tot
Derating Factor1W/
1) Peak Diode Re c overy v olt age slope6V/ ns
St orage Tem pe r at ure-65 to 175
stg
T
Max. Operat ing Junction Tem perature175
j
(BR)DSS,Tj≤TJMAX
o
C
o
C
o
C
1/8
Page 2
STB50NE10
THERMAL DATA
R
thj-case
Rthj-amb
R
thc-sink
T
AVALANCHE CHARACTERISTICS
SymbolParameterMax Valu eUn it
I
AR
E
Ther mal Resistanc e Junct ion-caseMax
Ther mal Resistanc e Junct ion-ambientMax
Ther mal Resistanc e Case-sinkTy p
Maximum L ead Temperat ur e For Soldering Purpose
l
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
Single Pulse A valanche Energy
AS
(starting T
=25oC, ID=IAR,VDD=50V)
j
max)
j
1
62.5
0.5
300
50A
300mJ
o
C/W
oC/W
o
C/W
o
C
ELECTRICAL CHARACTERISTICS
=25oC unless otherwisespecified)
(T
case
OFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
(BR)DSS
Drain-source
ID=250µAVGS= 0100V
Break dow n Voltage
I
DSS
I
GSS
Zero Gate Voltage
Drain Current (V
GS
Gat e- bod y Leakage
Current (V
DS
=0)
=0)
V
=MaxRating
DS
=MaxRatingTc= 125oC
V
DS
V
=± 20 V
GS
1
10
100nA
±
ON(∗)
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
GS(th)
R
DS(on)
Gate Threshold Voltage VDS=VGSID= 250 µ A234V
Sta t ic Drain-sour ce On
VGS=10V ID= 25 A0.0210.027
Resistance
I
D(on)
On StateDrain Current VDS>I
D(on)xRDS(on )max
50A
VGS=10V
DYNAMIC
SymbolParameterTest ConditionsMin.Typ.Max.Unit
g
(∗)Forward
fs
Tr ansc on duc tance
C
C
C
Input Capacitance
iss
Out put Capacitance
oss
Reverse Transfer
rss
Capacit a nc e
VDS>I
D(on)xRDS(on )maxID
=25 A2035S
VDS=25V f=1MHz VGS= 04350
500
175
6000
675
238
µ
µA
Ω
pF
pF
pF
A
2/8
Page 3
STB50NE10
ELECTRICAL CHARACTERISTICS
(continued)
SWITCHINGON
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
d(on)
t
r
Turn-on Time
Rise Time
VDD=50VID=25A
R
G
=4.7
Ω
VGS=10V
25
10034135
(see test circuit, figure 3)
Q
Q
Q
Tot al Gate Charge
g
Gat e- Source Char g e
gs
Gate-Drain Charge
gd
VDD=80V ID=50A VGS= 10 V123
24
47
166nC
SWITCHINGOFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
r(Voff)
t
t
Off-volt age Rise Tim e
Fall T ime
f
Cross-over Time
c
VDD=80V ID=50A
=4.7 Ω VGS=10V
R
G
(see test circuit, figure 5)
45
35
65
61
48
88
SOURCEDRAIN DIODE
SymbolParameterTest ConditionsMin.Typ.Max.Unit
I
SD
I
SDM
V
SD
t
Q
I
RRM
(∗) Pulsed:Pulse duration = 300µs, duty cycle 1.5%
(•) Pulse width limited by safeoperating area
Source-drain Current
(•)
Source-drain Current
50
200
(pulsed)
(∗)ForwardOnVoltage ISD=50A VGS=01.5V
Reverse Recovery
rr
Time
Reverse Recovery
rr
ISD= 50 Adi/dt = 100 A /µs
=30VTj= 150oC
V
DD
(see test circuit, figure 5)
155
815
210
1100
Charge
Reverse Recovery
10.5
15
Current
ns
ns
nC
nC
ns
ns
ns
A
A
ns
nC
A
SafeOperating AreaThermalImpedance
3/8
Page 4
STB50NE10
OutputCharacteristics
Transconductance
TransferCharacteristics
Static Drain-sourceOn Resistance
Gate Charge vs Gate-sourceVoltage
4/8
CapacitanceVariations
Page 5
STB50NE10
NormalizedGate ThresholdVoltage vs
Temperature
Source-drainDiode Forward Characteristics
NormalizedOn Resistancevs Temperature
5/8
Page 6
STB50NE10
Fig. 1:
UnclampedInductiveLoad TestCircuit
Fig. 3: SwitchingTimes Test Circuits For
ResistiveLoad
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in thispublication are
subject to change withoutnotice. Thispublication supersedes and replaces allinformation previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval ofSTMicroelectronics.
The ST logo is a trademark of STMicroelectronics
1998 STMicroelectronics – Printedin Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada -China -France -Germany - Italy - Japan -Korea -Malaysia -Malta - Mexico -Morocco -The Netherlands -