process, STMicroelectronics has designed an
advanced family ofPower MOSFETs with
outstandingperformance.Thenewpatent
pending strip layout coupled with the Company’s
proprietary edge termination structure, gives the
lowest RDS(on) per area, exceptional avalanche
and dv/dt capabilities and unrivalled gate charge
and switching characteristics.
APPLICATIONS
■ HIGHCURRENT, HIGH SPEED SWITCHING
■ SWITCHMODE POWER SUPPLIES (SMPS)
■ DC-AC CONVERTERS FOR WELDING
EQUIPMENTANDUNINTERRUPTIBLE
POWERSUPPLIESAND MOTOR DRIVE
3
1
D2PAK
TO-263
(suffix ”T4”)
INTERNAL SCHEMATIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symb o lParameterVal u eUni t
V
V
V
I
DM
P
dv/dt(
T
(•) Pulse width limited by safe operating area(1)ISD≤ 19A, di/dt ≤ 300A/µs, VDD≤ V
June 1998
Drain-sourc e Voltage (VGS=0)200V
DS
Drain- ga t e Voltage (RGS=20kΩ)200V
DGR
Gate-s ource Volt age
GS
I
Drain Cur rent ( cont i nuous) at Tc=25oC19A
D
I
Drain Cur rent ( cont i nuous) at Tc= 100oC12A
D
30V
±
(•)Drain Current (pulsed)76A
Total Dissipation at Tc=25oC125W
tot
Derating Factor1W/
1) Peak D iode R ecov e r y voltage slope5.5V/ ns
St orage Temper at u re-65 to 150
stg
T
Max. Operating Junction Temp erat u re150
j
(BR)DSS
,Tj≤T
JMAX
o
C
o
C
o
C
1/8
Page 2
STB19NB20
THERMAL DATA
R
thj-case
R
thj-amb
R
thc-sink
T
AVALANCHE CHARACTERISTICS
SymbolParameterMax V alueUnit
I
AR
E
Ther mal Res istance Junct ion-caseMax1
Ther mal Res istance Junct ion-ambie ntMax
Ther mal Res istance C as e - sinkTy p
Maximum Lead T e m pe rat ur e F or So ldering Purpose
l
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
Single Pul se Avalanc he E nergy
AS
(starting T
=25oC, ID=IAR,VDD=50V)
j
max)
j
62.5
0.5
300
19A
580mJ
o
C/W
o
C/W
o
C/W
o
C
ELECTRICAL CHARACTERISTICS
=25oC unless otherwisespecified)
(T
case
OFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
(BR)DSS
Drain-source
ID=250µAVGS= 0200V
Break dow n Vo lt age
I
DSS
I
GSS
Zero Gate Voltage
Drain Curre nt (V
GS
Gat e- bod y Leakag e
Current (V
DS
=0)
=0)
V
=MaxRating
DS
=MaxRatingTc=125oC
V
DS
V
= ± 30 V± 100nA
GS
1
10
ON(∗)
SymbolParameterTest ConditionsMin.Typ.Max.Unit
V
GS(th)
R
DS(on)
Gate Threshold Voltage VDS=VGSID= 250 µ A345V
Sta t ic Drain-s our c e On
VGS=10V ID= 9.5 A0.1500. 180
Resistance
I
D(on)
On StateDrain Current VDS>I
D(on)xRDS(on)ma x
19A
VGS=10V
DYNAMIC
SymbolParameterTest ConditionsMin.Typ.Max.Unit
g
(∗)Forward
fs
Tr ansc on duc tance
C
C
C
Input Capaci t ance
iss
Out put Capac itance
oss
Reverse Transfer
rss
Capacit a nc e
VDS>I
D(on)xRDS(on)ma xID
=9.5 A3S
VDS=25V f=1MHz VGS= 01000
285
45
1350
385
60
µ
µA
Ω
pF
pF
pF
A
2/8
Page 3
STB19NB20
ELECTRICAL CHARACTERISTICS
(continued)
SWITCHINGON
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
d(on)
t
r
Turn-on Time
Rise Time
VDD=100V ID= 9.5 A
R
=4.7
G
Ω
VGS=10V
15
15
20
20
(see test circuit, figure 3)
Q
Q
Q
Tot al Gate C harge
g
Gat e- Source Charge
gs
Gate-Drain Charge
gd
VDD= 160 V ID=19A VGS=10V29
9.5
13
40nC
SWITCHINGOFF
SymbolParameterTest ConditionsMin.Typ.Max.Unit
t
r(Voff)
t
t
Off-voltage Ris e Time
Fall T ime
f
Cross-over Time
c
VDD=160V ID=19A
=4.7 Ω VGS=10V
R
G
(see test circuit, figure 5)
10
10
20
15
15
30
SOURCEDRAINDIODE
SymbolParameterTest ConditionsMin.Typ.Max.Unit
I
SD
I
SDM
V
SD
t
Q
I
RRM
(∗) Pulsed:Pulse duration = 300µs, duty cycle 1.5%
(•) Pulse width limited by safeoperating area
Source-drain Current
(•)
Source-drain Current
19
76
(pulsed)
(∗)ForwardOnVoltage ISD=19 AVGS=01.5V
Reverse Recovery
rr
Time
Reverse Recovery
rr
ISD=19 Adi/dt = 10 0 A/µs
=50VTj= 150oC
V
DD
(see test circuit, figure 5)
210
1.5
Charge
Reverse Recovery
14.5
Current
ns
ns
nC
nC
ns
ns
ns
A
A
ns
µ
A
C
SafeOperating AreaThermalImpedance
3/8
Page 4
STB19NB20
OutputCharacteristics
Transconductance
TransferCharacteristics
Static Drain-sourceOn Resistance
Gate Charge vs Gate-sourceVoltage
4/8
CapacitanceVariations
Page 5
STB19NB20
NormalizedGate ThresholdVoltage vs
Temperature
Source-drainDiode ForwardCharacteristics
NormalizedOn Resistancevs Temperature
5/8
Page 6
STB19NB20
Fig. 1:
UnclampedInductiveLoad Test Circuit
Fig. 3: SwitchingTimes Test CircuitsFor
ResistiveLoad
Information furnished is believed tobeaccurateand reliable.However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publicationare
subjecttochange without notice.This publication supersedes andreplaces all information previouslysupplied.STMicroelectronics products
are not authorized for use as critical components in life support devices or systemswithout express written approval of STMicroelectronics.
The STlogo is a trademark ofSTMicroelectronics
1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan- Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -