Page 1
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D
Meets IEEE Standard 488-1978 (GPIB)
D
8-Channel Bidirectional Transceiver
D
Power-Up/Power-Down Protection
(Glitch Free)
D
High-Speed, Low-Power Schottky Circuitry
D
Low Power Dissipation...72 mW Max Per
Channel
D
Fast Propagation Times . . . 22 ns Max
D
High-Impedance pnp Inputs
D
Receiver Hysteresis...650 mV Typ
D
Open-Collector Driver Output Option
D
No Loading of Bus When Device Is
Powered Down (V
CC
= 0)
description
The SN75160B 8-channel general-purpose interface bus (GPIB) transceiver is a monolithic, high-speed,
low-power Schottky device designed for two-way data communications over single-ended transmission lines.
It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that
can be operated in either the passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the
characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high.
T aking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads
up to 48 mA of sink current.
Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus
and receiver outputs. The outputs do not load the bus when V
CC
= 0. When combined with the SN75161B or
SN75162B management bus transceivers, the pair provides the complete 16-wire interface for the IEEE-488
bus.
The SN75160B is characterized for operation from 0°C to 70°C.
Function Tables
EACH DRIVER EACH RECEIVER
INPUTS OUTPUT INPUTS OUTPUT
D TE PE B B TE PE D
H H H H L L X L
L HX L HLX H
HXL Z
†
XHX Z
XLX Z
†
H = high level, L = low level, X = irrelevant, Z = high impedance
†
This is the high-impedance state of a normal 3-state output modified by the internal resistors
to VCC and GND.
Copyright 1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TE
B1
B2
B3
B4
B5
B6
B7
B8
GND
VCC
D1
D2
D3
D4
D5
D6
D7
D8
PE
DW OR N PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GPIB
I/O Ports
Terminal
I/O Ports
Page 2
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
logic symbol
†
D2
D3
D4
D5
D6
D7
D8
11
1
19
18
17
16
15
14
13
12
3(1 /2 )
1
4
EN4[RCV]
EN3[XMT]
M2[0C]
M1[3S]PE
TE
D1
B1
2
B2
3
B3
4
B4
5
B5
6
B6
7
B7
8
B8
9
Designates 3-state outputs
Designates passive-pullup outputs
†
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
logic diagram (positive logic)
Terminal
I/O Ports
GPIB
I/O Port
s
11
PE
1
TE
19
D1
18
D2
17
D3
16
D4
15
D5
14
D6
13
D7
12
D8
B1
2
B2
3
B3
4
B4
5
B5
6
B6
7
B7
8
B8
9
Page 3
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
schematics of inputs and outputs
NOM
9 kΩ
GND
Input
V
CC
EQUIVALENT OF ALL CONTROL INPUTS EQUIVALENT OF ALL INPUT/OUTPUT PORTS
NOM
4 kΩ
R
(eq)
1.7 kΩ
NOM
10 kΩ
NOM
Input/Output Port
NOM
4 kΩ
Driver output R
(eq)
= 30 Ω NOM
Receiver output R
(eq)
= 110 Ω NOM
Circuit inside dashed lines is on the driver outputs only.
R
(eq)
= equivalent resistor
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage, V
CC
(see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, V
I
5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Low-level driver output current, I
OL
100 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous total power dissipation See Dissipation Rating Table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to network ground terminal.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
DW 1125 mW 9.0 mW/°C 720 mW
N 1150 mW 9.2 mW/°C 736 mW
Page 4
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
recommended operating conditions
MIN NOM MAX UNIT
Supply voltage, V
CC
4.75 5 5.25 V
High-level input voltage, V
IH
2 V
Low-level input voltage, V
IL
0.8 V
p
Bus ports with pullups active –5.2 mA
High-level output current, I
OH
Terminal ports –800 µA
p
Bus ports 48
Low-level output current, I
OL
Terminal ports 16
mA
Operating free-air temperature, T
A
0 70 °C
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
V
IK
Input clamp voltage II = –18 mA –0.8 –1.5 V
V
hys
Hysteresis voltage
(V
IT+
– V
IT–
)
Bus See Figure 8 0.4 0.65 V
p
Terminal IOH = –800 µA, TE at 0.8 V 2.7 3.5
VOHHigh-level output voltage
Bus IOH = –5.2 mA, PE and TE at 2 V 2.5 3.3
V
p
Terminal IOL = 16 mA, TE at 0.8 V 0.3 0.5
VOLLow-level output voltage
Bus IOL = 48 mA, TE at 2 V 0.35 0.5
V
Input current at maximum
I
I
input voltage
Terminal
V
I
=
5.5 V
0.2
100µA
I
IH
High-level input current T erminal VI = 2.7 V 0.1 20 µA
I
IL
Low-level input current Terminal VI = 0.5 V –10 –100 µA
p
I
I(bus)
= 0 2.5 3.0 3.7
V
I/O(bus)
Voltage at bus port
Driver disabled
I
I(bus)
= –12 mA –1.5
V
V
I(bus)
= –1.5 V to 0.4 V –1.3
V
I(bus)
= 0.4 V to 2.5 V 0 –3.2
2.5
I
I/O(bus)
Current into bus port
Power on
Driver disabled
V
I(bus)
= 2.5 V to 3.7
V
–3.2
mA
()
V
I(bus)
= 3.7 V to 5 V 0 2.5
V
I(bus)
= 5 V to 5.5 V 0.7 2.5
Power off VCC = 0, V
I(bus)
= 0 to 2.5 V –40
p
Terminal –15 –35 –75
IOSShort-circuit output current
Bus –25 –50 –125
mA
pp
Receivers low and enabled 70 90
ICCSupply current
No load
Drivers low and enabled 85 110
mA
p
p
VCC = 0 to 5 V, V
I/O
= 0 to 2 V,
p
C
I/O(bus)
Bus-port capacitance
CC
f = 1 MHz
I/O
16
pF
†
All typical values are at VCC = 5 V, TA = 25°C.
Page 5
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
switching characteristics, VCC = 5 V, CL = 15 pF, TA = 25°C (unless otherwise noted)
PARAMETER
FROM
(INPUT)TO(OUTPUT)
TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propation delay time,
low- to high-level output
CL = 30 pF,
14 20
t
PHL
Propagation delay time,
high- to low-level output
Terminal
Bus
L
See Figure 1
14 20
ns
t
PLH
Propagation delay time,
low- to high-level output
CL = 30 pF,
10 20
t
PHL
Propagation delay time,
high- to low-level output
Bus
Terminal
L
See Figure 2
15 22
ns
t
PZH
Output enable time to high level 25 35
t
PHZ
Output disable time from high level
13 22
t
PZL
Output enable time to low level
TE
BUS
See Figure 3
22 35
ns
t
PLZ
Output disable time from low level 22 32
t
PZH
Output enable time to high level 20 30
t
PHZ
Output disable time from high level
12 20
t
PZL
Output enable time to low level
TE
Terminal
See Figure 4
23 32
ns
t
PLZ
Output disable time from low level 19 30
t
en
Output pullup enable time
15 22
t
dis
Output pullup disable time
PE
Bus
See Figure 5
13 20
ns
Page 6
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VOLTAGE WAVEFORMS
TEST CIRCUIT
t
PHL
1.0 V
1.5 V
2.2 V
1.5 V
D Input
t
PLH
B Output
3 V
0 V
V
OH
V
OH
B
3 V
TE
CL = 30 pF
(see Note B)
480 Ω
200 Ω
5 V
Output
50 Ω
D
3 V
PE
Generator
(see Note A)
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns,
tf ≤ ns, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms
VOLTAGE WAVEFORMS
1.5 V
1.5 V
t
PHL
1.5 V
1.5 V
t
PLH
D
Generator
(see Note A)
CL = 30 pF
(see Note B)
3 kΩ
4.3 V
Output
50 Ω
240 Ω
B Input
D Output
3 V
0 V
V
OH
V
OH
TEST CIRCUIT
B
TE
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns,
tf ≤ ns, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms
Page 7
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
V
OL
3.5 V
0.8 V
V
OH
0 V
3 V
t
PHZ
t
PLZ
0.5 V
90%
1.5 V
1.0 V
2 V
1.5 V
TE Input
S2 Closed
S1 to GND
B Output
t
PZL
S2 Open
t
PZH
S1 to 3 V
B Output
TE
S2
S1
B
5 V
PE
D
CL = 30 pF
(see Note B)
480 Ω
200 Ω
Output
3 V
50 Ω
Generator
(see Note A)
VOLTAGE WAVEFORMS
TEST CIRCUIT
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns,
tf ≤ ns, ZO = 50 Ω.
B. CL includes probe and jig capacitance.
Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms
0.7 V
1.5 V
90%
TE Input
D Output
D Output
t
PZL
1.5 V
t
PZH
1.0 V
1.5 V
t
PHZ
t
PLZ
3 V
0 V
V
OH
0 V
4 V
V
OL
S2
D
S1
3 V
CL = 15 pF
(see Note B)
3 kΩ
4.3 V
Output
240 Ω
VOLTAGE WAVEFORMS
50 Ω
TEST CIRCUIT
S1 TO 3 V
S2 Open
S1 TO GND
S2 Closed
B
TE
Generator
(see Note A)
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ ns,
ZO = 50 Ω.
B. CL includes probe and jig capacitance.
Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms
Page 8
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
t
dis
90%
1.5 V
2 V
t
en
1.5 V
VOL = 0.8 V
V
OH
0 V
3 V
RL = 480 Ω
BD
3 V
TE
PE
Generator
(see Note A)
CL = 15 pF
(see Note B)
Output
50 Ω
PE Input
B Output
VOLTAGE WAVEFORMS
TEST CIRCUIT
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ ns,
ZO = 50 Ω.
B. CL includes probe and jig capacitance.
Figure 5. PE-to-Bus Pullup Test Circuit and Voltage Waveforms
Page 9
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 6
VOH – High-Level Output Voltage – V
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
3.5
3
2.5
2
1.5
1
0.5
–35–30–25–20–15–10–5
0
–40
4
0
VCC = 5 V
TA = 25°C
IOH – High-Level Output Current – mA
V
OH
TERMINAL I/O PORTS
Figure 7
IOL – Low-Level Output Current – mA
VOL – Low-Level Output Voltage – V
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
0.5
0.4
0.3
0.2
0.1
5040302010
0
60
0.6
0
V
OL
TERMINAL I/O PORTS
VCC = 5 V
TA = 25°C
VO – Output Voltage – V
OUTPUT VOLTAGE
vs
BUS INPUT VOLTAGE
V
IT–
3.5
3
2.5
2
1.5
1
0.5
1.81.61.41.210.80.60.40.2
0
2
4
VI – Bus Input Voltage – V
0
V
O
TERMINAL I/O PORTS
VCC = 5 V
No Load
TA = 25°C
V
IT+
Figure 8
Page 10
SN75160B
OCTAL GENERAL-PURPOSE
INTERFACE BUS TRANSCEIVER
SLLS004B – OCTOBER 1985 – REVISED MA Y 1995
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
GPIB I/O PORTS
Figure 9
IOH – High-Level Output Current – mA
VOH – High-Level Output Voltage – V
3
2
1
–50–30–40–20–10
0
–60
0
0
V
OH
VCC = 5 V
TA = 25°C
Figure 10
IOL – Low-Level Output Current – mA
VOL – Low-Level Output Voltage – V
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
0.5
0.4
0.3
0.2
0.1
908070605040302010
0
100
0.6
0
V
OL
GPIB I/O PORTS
VCC = 5 V
TA = 25°C
OUTPUT VOLTAGE
vs
THERMAL INPUT VOLTAGE
Figure 11
VI – Thermal Input Voltage – V
VO – Output Voltage – V
3
2
1
1.61.51.41.31.21.11
0
4
0.9 1.7
V
O
GPIB I/O PORTS
VCC = 5 V
No Load
TA = 25°C
CURRENT
vs
VOLTAGE
Figure 12
– Current – mA
2
1
0
–1
–2
–3
–4
–5
–6
543210–1
–7
6
V
I/O
– Voltage – V
–2
I
I/O
GPIB I/O PORTS
VCC = 5 V
TA = 25°C
The Unshaded
Area Conforms to
Paragraph 3.5.3 of
IEEE Standard 488-1978
Page 11
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERT AIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICA TIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
Loading...