Page 1
Semiconductor Components Industries, LLC, 1999
December, 1999 – Rev. 6
1 Publication Order Number:
SN74LS195A/D
SN74LS195A
Universal 4-Bit
Shift Register
The SN74LS195A is a high speed 4-Bit Shift Register offering
typical shift frequencies of 39 MHz. It is useful for a wide variety of
register and counting applications. It utilizes the Schottky diode
clamped process to achieve high speeds and is fully compatible with
all ON Semiconductor TTL products.
• Typical Shift Right Frequency of 39 MHz
• Asynchronous Master Reset
• J, K Inputs to First Stage
• Fully Synchronous Serial or Parallel Data Transfers
• Input Clamp Diodes Limit High Speed Termination Effects
GUARANTEED OPERATING RANGES
Symbol Parameter Min Typ Max Unit
V
CC
Supply Voltage 4.75 5.0 5.25 V
T
A
Operating Ambient
T emperature Range
0 25 70 °C
I
OH
Output Current – High –0.4 mA
I
OL
Output Current – Low 8.0 mA
LOW
POWER
SCHOTTKY
Device Package Shipping
ORDERING INFORMATION
SN74LS195AN 16 Pin DIP 2000 Units/Box
SN74LS195AD 16 Pin
SOIC
D SUFFIX
CASE 751B
http://onsemi.com
2500/Tape & Reel
PLASTIC
N SUFFIX
CASE 648
16
1
16
1
Page 2
SN74LS195A
http://onsemi.com
2
CONNECTION DIAGRAM DIP (TOP VIEW)
Parallel Enable (Active LOW) Input
Parallel Data Inputs
First Stage J (Active HIGH) Input
First Stage K (Active LOW) Input
Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
Parallel Outputs
Complementary Last Stage Output
PE
P0 – P
3
J
K
CP
MR
Q0 – Q
3
Q
3
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 U.L.
5 U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 mA HIGH/1.6 mA LOW.
HIGH LOW
(Note a)LOADING
PIN NAMES
LOGIC SYMBOL
2
10
3
4567
11
121314151
9
J
PE
CP
K
MR
P0P1P2P
3
Q0Q1Q2Q
3
Q
3
VCC = PIN 16
GND = PIN 8
NOTE:
The Flatpak version has the same
pinouts (Connection Diagram) as
the Dual In-Line Package.
14 13 12 11 10 9
123456
7
16 15
8
V
CC
MR
Q0Q1Q2Q
3
CPQ
3
PE
JKP0P1P2P3GND
Page 3
SN74LS195A
http://onsemi.com
3
LOGIC DIAGRAM
JP
0
P
1
P
2
P
3
CPPE K MR
Q
0
Q
0
Q
1
Q
3
R
CP
S
C
D
Q
0
Q
2
Q
3
14
12673 4 59
1112
10
1315
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
R
CP
S
C
D
Q
0
R
CP
S
C
D
Q
2
Q
3
R
CP
S
C
D
Q
3
FUNCTIONAL DESCRIPTION
The Logic Diagram and Truth Table indicate the
functional characteristics of the LS195A 4-Bit Shift
Register. The device is useful in a wide variety of shifting,
counting and storage applications. It performs serial,
parallel, serial to parallel, or parallel to serial data transfers
at very high speeds.
The LS195A has two primary modes of operation, shift
right (Q
0
³ Q1) and parallel load which are controlled by the
state of the Parallel Enable (PE
) input. When the PE input is
HIGH, serial data enters the first flip-flop Q0 via the J and
K inputs and is shifted one bit in the direction Q
0
³
Q
1
³
Q2 ³Q3 following each LOW to HIGH clock transition.
The JK inputs provide the flexibility of the JK type input for
special applications, and the simple D type input for general
applications by tying the two pins together. When the PE
input is LOW , the LS195A appears as four common clocked
D flip-flops. The data on the parallel inputs P0, P1, P2, P3 is
transferred to the respective Q0, Q1, Q2, Q3 outputs
following the LOW to HIGH clock transition. Shift left
operations (Q
3
³Q2) can be achieved by tying the Q
n
Outputs to the P
n–1
inputs and holding the PE input LOW.
All serial and parallel data transfers are synchronous,
occurring after each LOW to HIGH clock transition. Since
the LS195A utilizes edge-triggering, there is no restriction
on the activity of the J, K
, Pn and PE inputs for logic
operation — except for the set-up and release time
requirements.
A LOW on the asynchronous Master Reset (MR) input
sets all Q outputs LOW, independent of any other input
condition.
MODE SELECT — TRUTH TABLE
INPUTS OUTPUTS
OPERATING MODES
MR PE J K PnQ0Q
1
Q2Q3Q
3
Asynchronous Reset L X X X X L L L L H
Shift, Set First Stage H h h h X H q
0
q
1
q2q
2
Shift, Reset First H h I I X L q
0
q
1
q2q
2
Shift, Toggle First Stage H h h I X q
0
q
0
q
1
q2q
2
Shift, Retain First Stage H h I h X q
0
q
0
q
1
q2q
2
Parallel Load H I X X p
n
p
0
p
1
p
2
p3p
3
L = LOW voltage levels
H = HIGH voltage levels
X = Don’t Care
I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.
h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.
p
n
(qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to
HIGH clock transition.
Page 4
SN74LS195A
http://onsemi.com
4
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits
Symbol Parameter
Min Typ Max
Unit Test Conditions
V
IH
Input HIGH Voltage 2.0 V
Guaranteed Input HIGH Voltage for
All Inputs
V
IL
Input LOW Voltage
0.8
V
Guaranteed Input LOW Voltage for
All Inputs
V
IK
Input Clamp Diode Voltage –0.65 –1.5 V VCC = MIN, IIN = –18 mA
V
OH
Output HIGH Voltage 2.7 3.5 V VCC = MIN, IOH = MAX, VIN = V
IH
or VIL per Truth Table
p
0.25 0.4 V IOL = 4.0 mA
VCC = VCC MIN,
VOLOutput LOW Voltage
0.35 0.5 V IOL = 8.0 mA
V
IN
=
V
IL
or
V
IH
per Truth Table
p
20 µA VCC = MAX, VIN = 2.7 V
IIHInput HIGH Current
0.1 mA VCC = MAX, VIN = 7.0 V
I
IL
Input LOW Current –0.4 mA VCC = MAX, VIN = 0.4 V
I
OS
Short Circuit Current (Note 1) –20 –100 mA VCC = MAX
I
CC
Power Supply Current 21 mA VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS (T
A
= 25°C)
Limits
Symbol Parameter
Min Typ Max
Unit Test Conditions
f
MAX
Maximum Clock Frequency 30 39 MHz
t
PLH
t
PHL
Propagation Delay,
Clock to Output
14
17
22
26
ns
VCC = 5.0 V
C
= 15 pF
t
PHL
Propagation Delay,
MR
to Output
19 30 ns
C
L
15
F
AC SETUP REQUIREMENTS (T
A
= 25°C)
Limits
Symbol Parameter
Min Typ Max
Unit Test Conditions
t
W
CP Clock Pulse Width 16 ns
t
W
MR Pulse Width 12 ns
t
s
PE Setup Time 25 ns
t
s
Data Setup Time 15 ns
VCC = 5.0 V
t
rec
Recovery Time 25 ns
t
rel
PE Release Time 10 ns
t
h
Data Hold Time 0 ns
Page 5
SN74LS195A
http://onsemi.com
5
DEFINITIONS OF TERMS
SETUP TIME(ts) —is defined as the minimum time
required for the correct logic level to be present at the logic
input prior to the clock transition from LOW to HIGH in
order to be recognized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time
following the clock transition from LOW to HIGH that the
logic level must be maintained at the input in order to ensure
continued recognition. A negative HOLD TIME indicates
that the correct logic level may be released prior to the clock
transition from LOW to HIGH and still be recognized.
RECOVER Y TIME (t
rec
) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW to HIGH in order to recognize and
transfer HIGH Data to the Q outputs.
AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance.
Figure 1. Clock to Output Delays and
Clock Pulse Width
Figure 2. Master Reset Pulse Width, Master Reset
to Output Delay and Master Reset to Clock
Recovery Time
CONDITIONS: MR = H
*Q
0
STATE WILL BE DETERMINED BY J AND K INPUTS.
1.3 V
1.3 V
1.3 V
1.3 V
CLOCK
OUTPUT
PE
Qn = P
n
Qn* = Q
n–1
t
rel
t
rel
ts(L) ts(H)
LOAD PARALLEL DATA LOAD SERIAL DATA
SHIFT RIGHT
1.3 V
CONDITIONS: PE = L
PO = P
1
= P2 = P3 = H
CONDITIONS: MR
= H
*J AND K
SET–UP TIME AFFECTS Q0 ONLY
PE
J & K
P
0
P
1
P
2
P
3
CLOCK
OUTPUT*
CLOCK
CLOCK
OUTPUT
OUTPUT
t
s
(H)
t
h
(L) = 0 th(H) = 0
t
h
(H) = 0
t
s
(H)
t
h
(L) = 0
t
s
(L)
t
PHL
t
PLH
ts(L)
MR
t
rec
t
PHL
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V 1.3 V
1.3 V
1.3 V
1.3 V
t
W
CONDITIONS: J = PE = MR = H
K
= L
t
W
1.3 V
Figure 3. Setup (ts) and Hold (th) Time for Serial Data
(J & K) and Parallel Data (P0, P1, P2, P3)
Figure 4. Setup (t
s
) and Hold (th) Time for PE Input
Page 6
SN74LS195A
http://onsemi.com
6
P ACKAGE DIMENSIONS
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ISSUE R
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
–A–
B
F
C
S
H
G
D
J
L
M
16 PL
SEATING
18
916
K
PLANE
–T–
M
A
M
0.25 (0.010) T
DIM MIN MAX MIN MAX
MILLIMETERSINCHES
A 0.740 0.770 18.80 19.55
B 0.250 0.270 6.35 6.85
C 0.145 0.175 3.69 4.44
D 0.015 0.021 0.39 0.53
F 0.040 0.70 1.02 1.77
G 0.100 BSC 2.54 BSC
H 0.050 BSC 1.27 BSC
J 0.008 0.015 0.21 0.38
K 0.110 0.130 2.80 3.30
L 0.295 0.305 7.50 7.74
M 0 10 0 10
S 0.020 0.040 0.51 1.01
____
Page 7
SN74LS195A
http://onsemi.com
7
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B–05
ISSUE J
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
18
16 9
SEATING
PLANE
F
J
M
R
X 45
_
G
8 PLP
–B–
–A–
M
0.25 (0.010) B
S
–T–
D
K
C
16 PL
S
B
M
0.25 (0.010) A
S
T
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A 9.80 10.00 0.386 0.393
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
F 0.40 1.25 0.016 0.049
G 1.27 BSC 0.050 BSC
J 0.19 0.25 0.008 0.009
K 0.10 0.25 0.004 0.009
M 0 7 0 7
P 5.80 6.20 0.229 0.244
R 0.25 0.50 0.010 0.019
____
Page 8
SN74LS195A
http://onsemi.com
8
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty , representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability ,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer .
PUBLICATION ORDERING INFORMATION
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
T oll Free from Hong Kong 800–4422–3781
Email: ONlit–asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, T okyo, Japan 141–8549
Phone: 81–3–5487–8345
Email: r14153@onsemi.com
Fax Response Line: 303–675–2167
800–344–3810 Toll Free USA/Canada
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
SN74LS195A/D
North America Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 T oll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit–german@hibbertco.com
French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com
Loading...