Datasheet SN74LS109AD, SN74LS109AM, SN74LS109AMEL, SN74LS109AML1, SN74LS109AN Datasheet (MOTOROLA)

Download

Page 1

 Semiconductor Components Industries, LLC, 1999

December, 1999 – Rev. 6

1 Publication Order Number:

SN74LS109A/D

SN74LS109A

Dual JK Positive Edge-Trigger ed Flip-Flop

The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together.

MODE SELECT – TRUTH TABLE

INPUTS OUTPUTS

OPERATING MODE

J K Q Q

Set Reset (Clear) *Undetermined Load “1” (Set) Hold Toggle Load “0” (Reset)

L H L H H H H

H L L H H H H

X X X h

X X X h h

l l

H L H H q q L

L H H L q q H

* Both outputs will be HIGH while both SD and CD are LOW, but the output

states are unpredictable if S

and CD go HIGH simultaneously. H, h = HIGH Voltage Level L, I = LOW Voltage Level X = Don’t Care l, h (q) = Lower case letters indicate the state of the referenced input

i, h (q) = (or output) one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

Symbol Parameter Min Typ Max Unit

Supply Voltage 4.75 5.0 5.25 V

Operating Ambient

T emperature Range

0 25 70 °C

Output Current – High –0.4 mA

Output Current – Low 8.0 mA

LOW

POWER

SCHOTTKY

Device Package Shipping

ORDERING INFORMATION

SN74LS109AN 16 Pin DIP 2000 Units/Box SN74LS109AD 16 Pin

SOIC

D SUFFIX

CASE 751B

http://onsemi.com

2500/Tape & Reel

PLASTIC N SUFFIX CASE 648

Page 2

SN74LS109A

http://onsemi.com

LOGIC DIAGRAM

SET (SD)

CLEAR (C

)

5(11)

1(15)

CLOCK

4(12)

2(14)

3(13)

6(10)

7(9)

LOGIC SYMBOL

VCC = PIN 16 GND = PIN 8

511

2 4 3

14 12 13

CP K

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Limits

Symbol Parameter

Min Typ Max

Unit Test Conditions

Input HIGH Voltage 2.0 V

Guaranteed Input HIGH Voltage for All Inputs

Input LOW Voltage

0.8 V

Guaranteed Input LOW Voltage for All Inputs

Input Clamp Diode Voltage –0.65 –1.5 V VCC = MIN, IIN = –18 mA

Output HIGH Voltage

2.7 3.5 V VCC = MIN, IOH = MAX, VIN = V

or VIL per Truth Table

0.25 0.4 V IOL = 4.0 mA

VCC = VCC MIN,

VOLOutput LOW Voltage

0.35 0.5 V IOL = 8.0 mA

per Truth Table

Input HIGH Current

J, K

, Clock

Set, Clear

20 40

µA VCC = MAX, VIN = 2.7 V

J, K, Clock Set, Clear

0.1

0.2

mA VCC = MAX, VIN = 7.0 V

Input LOW Current

J, K

, Clock

Set, Clear

–0.4 –0.8

mA VCC = MAX, VIN = 0.4 V

Output Short Circuit Current (Note 1) –20 –100 mA VCC = MAX

Power Supply Current 8.0 mA VCC = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

Page 3

SN74LS109A

http://onsemi.com

AC CHARACTERISTICS (T

= 25°C, VCC = 5.0 V)

Limits

Symbol Parameter

Min Typ Max

Unit Test Conditions

MAX

Maximum Clock Frequency 25 33 MHz

PLH

13 25 ns

VCC = 5.0 V

PLH

PHL

Clock, Clear, Set to Output

25 40 ns

= 15

AC SETUP REQUIREMENTS (T

= 25°C, VCC = 5.0 V)

Limits

Symbol Parameter

Min Typ Max

Unit Test Conditions

Clock High Clear, Set Pulse Width 25 ns Data Setup Time — HIGH

20 ns

Data Setup Time — LOW

20 ns

= 5.0

Hold time 5.0 ns

P ACKAGE DIMENSIONS

N SUFFIX

PLASTIC PACKAGE

CASE 648–08

ISSUE R

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

5. ROUNDED CORNERS OPTIONAL.

–A–

16 PL

SEATING

916

PLANE

–T–

0.25 (0.010) T

DIM MIN MAX MIN MAX

MILLIMETERSINCHES

A 0.740 0.770 18.80 19.55 B 0.250 0.270 6.35 6.85 C 0.145 0.175 3.69 4.44 D 0.015 0.021 0.39 0.53 F 0.040 0.70 1.02 1.77 G 0.100 BSC 2.54 BSC H 0.050 BSC 1.27 BSC J 0.008 0.015 0.21 0.38 K 0.110 0.130 2.80 3.30 L 0.295 0.305 7.50 7.74 M 0 10 0 10 S 0.020 0.040 0.51 1.01

____

Page 4

SN74LS109A

http://onsemi.com

P ACKAGE DIMENSIONS

D SUFFIX

PLASTIC SOIC PACKAGE

CASE 751B–05

ISSUE J

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

16 9

SEATING

PLANE

X 45

8 PLP

–B–

–A–

0.25 (0.010) B

–T–

16 PL

0.25 (0.010) A

DIM MIN MAX MIN MAX

INCHESMILLIMETERS

A 9.80 10.00 0.386 0.393 B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 D 0.35 0.49 0.014 0.019

F 0.40 1.25 0.016 0.049

G 1.27 BSC 0.050 BSC

J 0.19 0.25 0.008 0.009 K 0.10 0.25 0.004 0.009 M 0 7 0 7

P 5.80 6.20 0.229 0.244 R 0.25 0.50 0.010 0.019

____

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty , representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability , including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer .

PUBLICATION ORDERING INFORMATION

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

T oll Free from Hong Kong 800–4422–3781

Email: ONlit–asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, T okyo, Japan 141–8549

Phone: 81–3–5487–8345 Email: r14153@onsemi.com

Fax Response Line: 303–675–2167

800–344–3810 Toll Free USA/Canada ON Semiconductor Website: http://onsemi.com For additional information, please contact your local

Sales Representative.

SN74LS109A/D

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 T oll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)

Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit–french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com