The SM5852DS is a digital signal processor IC that
performs XBS (extra bass system), LIVE (pseudosound field) and ASC (train position) processing for
use in digital audio reproduction equipment. It is
designed for use with a 44.1 kHz sampling
frequency.
FEATURES
■
2-channel processing
■
XBS/LIVE functions
■
XBS/LIVE processing bypass mode
■
ASC function ON/OFF switching
■
Input-level dependent dynamic gain characteristics
■
Serial input/output interface
2s complement, MSB first, 16-bit
1LRCIIpInput data sample rate (fs) clock input
2BCKIIpBit clock input
3DIIpSerial data input
4CLKIClock inpu t
5VSS–Ground
6RSTNIpSystem reset initialization. Reset when LOW.
7TESTNIpTest mode input. Testing when LOW.
8MUTENIpMute input. Muting when LOW.
9DOUTOSerial data output
10BCKOOBit clock output
11LRCOOOutput data sample rate (fs) clock output
12VDD–3.2 to 5.5 V supply
13O P TIpASC ON/OFF switch control. OFF when HIGH, and ON when LOW.
14MOD1Ip
15MOD2Ip
16DB/DSIp
1. Ip = Input pin with pull-up resistor. Accordingly, they can be left open f or HIGH-level input.
1
XBS/LIVE low-pass gain select inputs. The XBS/LIVE function is bypassed when both MOD1
and MOD2 are HIGH.
LIVE ON/OFF switch control. OFF when HIGH, and ON when LOW. The LIVE function is
bypassed when both MOD1 and MOD2 are HIGH.
RSTN should be set LOW at power-ON and after
reacquiring synchronization. Note that if RSTN is
LOW for longer than 1 µs, a through-current flows in
the internal dynamic circuits because the internal
clock is stopped. The through-current has no rated
value, so the reset pulse should be kept as short as
possible at all times other than at power-ON.
tRST
1.5V
NIPPON PRECISION CIRCUITS—5
Page 6
Serial input timing
SM5852DS
ParameterSymbolCondition
BCKI pulsewidtht
BCKI cycle timet
DI setup timet
DI hold timet
LRCI setup timet
LRCI hold timet
BCKI
tBCIWtBCIW
DI
BCIW
BCIY
DIS
DIH
LIS
LIH
tBCIY
Rating
Unit
mintypmax
100––ns
200––ns
75––ns
75––ns
75––ns
75––ns
1.5V
1.5V
tDIS
LRCI
tLIS
DB/DS, OPT
ParameterSymbolCondition
Minimum pulsewidtht
When DB/DS or OPT change state, the input level
must be constant for a minimum of 2/fs (2 × LRCI
cycle time). Input levels of duration less than 2/fs
may be ignored.
DB/DS = HIGH
L ch. = R ch. = -35dB same phase data input
20
10
0
MOD1=L,MOD2=H
-10
-20
-30
Attenuation (dB)
-40
-50
-60
10 1001K 10K 20K20
502005002K5K
MOD1=L,MOD2=L
DB/DS = LOW
L ch. = R ch. = -35dB same phase data input
20
MOD1=H,MOD2=L
MOD1=H,MOD2=H
Frequency
(Hz)
10
0
-10
-20
-30
Attenuation (dB)
-40
-50
-60
10 100 1K 10K 20K2050 200 500 2K 5K
MOD1=L,MOD2=L
MOD1=H,MOD2=H
MOD1=H,MOD2=L
MOD1=L,MOD2=H
Frequency
(Hz)
NIPPON PRECISION CIRCUITS—9
Page 10
XBS frequency response (DB/DS = HIGH)
0
-10
SM5852DS
-20
-30
MOD1=L,MOD2=H
MOD1=L,MOD2=L
-40
-50
Ooutput (dB)
-60
-70
-80
-90
-90-80-70-60-50-40-30-20-100
Input (dB)
XBS + LIVE frequency response (DB/DS = LOW)
0
MOD1=H,MOD2=H
MOD1=H,MOD2=L
-10
-20
-30
MOD1=H,MOD2=L
MOD1=L,MOD2=L
-40
-50
Ooutput (dB)
-60
-70
MOD1=H,MOD2=H
MOD1=L,MOD2=H
-80
-90
-90-80-70-60-50-40-30-20-100
Input (dB)
NIPPON PRECISION CIRCUITS—10
Page 11
FUNCTIONAL DESCRIPTION
Signal Flow
SM5852DS
Lch. IN
ASC
LIVE
Rch. IN
ASC Function
The ASC (train position) function uses a 7 kHz bandlimited filter to cut-off sound leakage from
headphones. The ASC function is OFF when OPT is
HIGH, and ON when OPT is LOW.
LIVE Function
The LIVE (pseudo-sound field) function emphasizes
the extent of the sound field by adding an inverse
phase component from the opposite channel of the
input signal. When used with the XBS function, lowfrequency components of the spectrum are further
emphasized.
The LIVE function is OFF when DB/DS is HIGH,
and ON when DB/DS is LOW. Note that the function
is also OFF when both MOD1 and MOD2 are HIGH.
XBS Function
The XBS (extra bass system) function emphasizes
the low-frequency end of the spectrum by changing
the gain for low-frequency components of the input
signal. The XBS gain is set by the states of MOD1
and MOD2. Note that the gain changes when the
XBS function is used together with the LIVE
function.
DB/DSMOD1MOD2Maximum gainMode
LOWLOWLOW+13 dBXBS + LIVE
LOWLOWHIGH0 dBLIVE
LOWHIGHLOW+4 dBXBS + LIVE
LOWHIGHHIGH0 dBOff
HIGHLOWLOW+10 dBXBS
HIGHLOWHIGH+13 dBX BS
HIGHHIGHLOW+6 dBX B S
HIGHHIGHHIGH0 dBOff
Soft Mute
Lch. OUT
XBS
Soft MuteASC
Soft Muting
Soft muting is active when MUTEN is LOW. When
MUTEN is LOW, the attenuation changes smoothly
from 0 to −∞ dB in 1024/fs, or approximately 23.2
ms.
When MUTEN goes HIGH, soft muting is released
and the attenuation changes smoothly from −∞ to 0
dB, again taking approximately 23.2 ms.
Also, if a MUTEN transition occurs while the
attenuation is changing, the attenuation then changes
smoothly in the direction specified by the new level
of MUTEN.
DB/DS, OPT Switching Shock Noise
The soft muting function is also activated to
eliminate switching shock noise when DB/DS or
OPT change state. When DB/DS or OPT change
state, the attenuation changes to −∞ dB, the internal
circuit settings are activated and then soft muting is
released. Therefore, a maximum time of
approximately 46.4 ms is required to change the
compression mode. Of course, if the attenuation is
already −∞ dB after soft muting using MUTEN, then
no time is required to change compression mode.
Reset Initialization
RSTN should be set LOW at power-ON and after
reacquiring synchronization. Note that if RSTN is
LOW for longer than 1 µs, a through-current flows in
the LSI’s internal dynamic circuits because the
internal clock is stopped. The through-current has no
rated value, so the reset pulse should be kept as short
as possible at all times other than at power-ON.
When RSTN goes from LOW to HIGH, initialization
hold is released and the initialization routine first
resets the internal data over an interval of 4fs. During
the initialization routine, the output data is forcibly
muted so that there is no output signal.
Rch. OUT
NIPPON PRECISION CIRCUITS—11
Page 12
SM5852DS
INPUT/OUTPUT TIMING
Input Timing
LRCI
BCKI
MSB
Lch
LSB
MSB
Rch
LSB
DI
There must be a minimum of 16 BCKI clock cycles to read in a single word of data.
Data on DI is input in sync with the falling edge of BCKI in 16-bit serial, MSB first, 2s complement format.
Output Timing
LRCO
BCKO
MSB
LchRch
DOUT
Shaded areas represent intervals of invalid data.
LSB
MSB
LSB
NIPPON PRECISION CIRCUITS—12
Page 13
APPLICATON CIRCUIT
SM5852DS
X'tal(16.9344 MHz)
XTIXTO
SRCK
Matsushita
MN6617
SRDATA
SELIPSEL
X1
R / L
LRCI
BCKI
DI
SM5852DS
CLK
RSTN
TESTN
MUTEN
DB/DS
MOD2
MOD1
OPT
LRCO
BCKO
DOUT
CKO
SM5840
LRCI
BCKI
DIN
Microcontroller
NIPPON PRECISION CIRCUITS—13
Page 14
SM5852DS
NIPPON PRECISION CIRCUITS INC. reserves the right to make changes to the products described in this data sheet in order to
improve the design or performance and to supply the best possible products. Nippon Precision Circuits Inc. assumes no responsibility for
the use of any circuits shown in this data sheet, conveys no license under any patent or other rights, and makes no claim that the circuits
are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Nippon Precision
Circuits Inc. makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.
The products described in this data sheet are not intended to use for the apparatus which influence human lives due to the failure or
malfunction of the products. Customers are requested to comply with applicable laws and regulations in effect now and hereinafter,
including compliance with export controls on the distribution or dissemination of the products. Customers shall not export, directly or
indirectly, any products without first obtaining required licenses and approvals from appropriate government agencies.
NIPPON PRECISION CIRCUITS INC.
4-3, Fukuzumi 2 chome
Koto-ku, Tokyo 135-8430, Japan
NIPPON PRECISION CIRCUITS INC.
Telephone: 03-3642-6661
Facsimile: 03-3642-6698
NC9624AE 1997.03
NIPPON PRECISION CIRCUITS—14
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.