Datasheet SK100E116PJ, SK100E116PJT, SK10E116PJ, SK10E116PJT Datasheet (Semtech Corporation)

HIGH-PERFORMANCE PRODUCTS

1

www.semtech.com

Revision 1 /February 21, 2001

SK10/100E116

Quint Differential

Line Receiver

Description

Features

Functional Block Diagram

PIN Description

The SK10/100E116 is a quint differential line receiver
designed for use in new, high-performance ECL systems.

The receiver design features clamp circuitry to cause a
defined output state if both the inverting and non-inverting
inputs are left open; in this case the Q output goes low,
while the Q* output goes high. This feature makes the
device ideal for twisted pair applications.

If both inverting and non-inverting inputs are at an equal
potential of >–2.9V, the receiver does not go to a defined
state, but rather shares current in normal differential
amplifier fashion, producing output voltage levels midway
between high and low. This may even cause the device to
oscillate.

The SK10/100E116 provides VBB output for either single­ended use or as a DC bias for AC coupling to the device.
The VBB output pin should be used only as a DC bias for
the E116 as its current sink/source capability is limited.
Whenever used, the VBB pin should be bypassed to VCC
via a 0.01 µF capacitor.

• 500 ps Maximum Propagation Delay

• Extended VEE Range of –4.2V to –5.5V

• VBB Output for Single-Ended Reception

• Internal 75KΩ Input Pull-Down Resistors

• ESD Protection of >4000V

• Fully Compatible with MC10E/100E116

• Specified Over Industrial Temperature Range:
–40oC to +85oC

• Available in 28-Pin PLCC Package

niPnoitcnuF

*4D,4D*0D,0DsriaPtupnIlaitnereffiD

*4Q,4Q-*0Q,0QsriaPtuptuOlaitnereffiD

BBVtuptuOegatloVecnerefeR

0CCVtuptuOotCCV

26

27

28

1

2

3

4

18

17

16

15

14

13

12

25242322212019

D3

D4*D4VCC0

Q4*Q4VCC0

Q3*

Q3

VCC

Q2*

Q2

VCC0

Q1*

D3*

D2

D2*

VEE

VBB

D0

D0*

D1

D1*

VCC0

Q0

Q0*

VCC0

Q1

5

6

7

8

9

10

11

PLCC
TOPVIEW

Q0
Q0*

D0
D0*

Q1
Q1*

D1
D1*

Q2
Q2*

D2
D2*

Q3
Q3*

D3
D3*

Q4
Q4*

D4
D4*

VBB

2

www.semtech.com

HIGH-PERFORMANCE PRODUCTS

SK10/100E116

Revision 1 /February 21, 2001

Package Information

PIN Descriptions

28-Pin PLCC Package

–L–

–M–

–N–

28 1

V

W

Y BRK

D

D

Z

0.007 (0.180) T L – M N

S

S

0.007 (0.180) T L – M N

M

S

S

J

A

R

EE

C

G1

G

0.004 (0.100)

–T–

SEATING PLANE

VIEW S

0.010 (0.250) T L – M N

S

S

M

++

+

S

+

+

Z

X

U

B

G1

0.007 (0.180) T L - M N

S

S

0.007 (0.180) T L - M N

M

S

S

0.010 (0.250) T L - M N

S

S

S

M

K

K1

H

F

0.007 (0.180) T L – M N

M

S

0.007(0.180) T L – M N

M

S

S

S

MIDNIMXAMNIMXAM

A584.0594.023.2175.21

B584.0594.023.2175.21

C561.0081.002.475.4

E090.0011.092.297.2

F310.0910.033.084.0

G050.0CSB72.1CSB

H620.0230.066.018.0

J020.0--15.0--

K520.0--46.0--

R054.0654.034.1185.11

U054.0654.034.1185.11

V240.0840.070.112.1

W240.0840.070.112.1

X240.0650.070.124.1

Y--020.0--05.0

Z2

o

01

o

2

o

01

o

1G014.0034.024.0129.01

1K040.0--20.1--

MILLIMETERS

INCHES

NOTES:

1. Datums -L-, -M-, and -N- determined where top of lead
shoulder exits plastic body at mold parting line.

2. DIM G1, true position to be measured at Datum -T-,
Seating Plane.

3. DIM R and U do not include mold flash. Allowable
mold flash is 0.010 (0.250) per side.

4. Dimensioning and tolerancing per ANSI Y14.5M,

1982.

5. Controlling Dimension: Inch.

6. The package top may be smaller than the package
bottom by up to 0.012 (0.300). Dimensions R and U
are determined at the outermost extremes of the
plastic body exclusive of mold flash, tie bar burrs,
gate burrs and interlead flash, but including any
mismatch between the top and bottom of the plastic
body.

7. Dimension H does not include Dambar protrusion or
intrusion. The Dambar protrusion(s) shall not cause
the H dimension to be greater than 0.037 (0.940).
The Dambar intrusion(s) shall not cause the H
dimension to be smaller than 0.025 (0.635).

3

Revision 1 /February 21, 2001

www.semtech.com

HIGH-PERFORMANCE PRODUCTS

SK10/100E116

DC Characteristics

(VCC – VEE = 4.2V to 5.5V; V

OUT

loaded 50Ω to V

CC

– 2.0V)

SK10/100E116 DC Electrical Characteristics (Notes 1, 2)

lobmyScitsiretcarahCniMpyTxaMniMpyTxaMniMpyTxaMniMpyTxaMtinU

BBV

egatloVecnerefeRtuptuO

9

E01

E001

34.1

83.1

03.1

62.1

83.1

83.1

72.1

62.1

53.1

83.1

52.1

62.1

13.1

83.1

91.1

62.1

V
V

I

NI

tnerruCtupnI002-002002-002002-002002-002Aµ

I

EE

tnerruCylppuSrewoP

LE01

LE001

53
53

53
53

53
53

53
04

Am
Am

V

CC

V

EE

egatloVylppuSrewoP2.45.52.45.52.45.52.45.5V

TA = –40oC TA = 0oC TA = +25oC TA = +85oC

AC Characteristics

SK10/100EL116 AC Electrical Characteristics

lobmyScitsiretcarahCniMpyTxaMniMpyTxaMniMpyTxaMniMpyTxaMtinU

t

HLP

t

LHP

tuptuOotyaleDnoitagaporP

D563544583505013035513594sp

t

weks

wekSeciveD-nihtiW

6

*nQ,nQotND05050505sp

wekst

wekSelcyCytuD

7

t

HLP

t

LHP

01±01±01±01±sp

V

PP

KLCgniwStupnImuminiM

3

0510001051000105100010510001Vm

t

rt,f

semiTllaF/esiRtuptuO

)%08ot%02(

091085012085012085012085sp

V

RMC

egnaRedoMnommoC

4

-CCV

0.2

CCV

6.0

-CCV

0.2

CCV

6.0

-CCV

0.2

CCV

6.0

-CCV

0.2

CCV

6.0

V

TA = –40oC TA = 0oC TA = +25oC TA = +85oC

(V

CC – VEE

= +4.2V to +5.5V ; V

OUT

loaded 50Ω to V

CC

– 2.0V)

4

www.semtech.com

HIGH-PERFORMANCE PRODUCTS

SK10/100E116

Revision 1 /February 21, 2001

edoCgniredrODIegakcaP

erutarepmeT

egnaR

JP611E01KSCCLP-82lairtsudnI

TJP611E01KSCCLP-82lairtsudnI

JP611E001KSCCLP-82lairtsudnI

TJP611E001KSCCLP-82lairtsudnI

Division Headquarters
10021 Willow Creek Road
San Diego, CA 92131
Phone: [phone]
FAX: [phone]

Marketing Group

1111 Comstock Street

Santa Clara, CA 95054

Phone: [phone]

FAX: [phone]

Semtech Corporation

High-Performance Products Division

Contact Information

AC Characteristics (continued)

Notes:

1. 10EL circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has
been established. The circuit is in a test socket or mounted on a printed circuit board and transverse
airflow greater than 500 lfpm is maintained. Outputs are terminated through a 50Ω resistor to VCC–2.0V.

2. 100K circuits are designed to meet the DC specification shown in the table where transverse airflow
greater than 500 lfpm is maintained.

3. Minimum input swing for which AC parameters guaranteed.

4. CMR range is referenced to the most positive side of the differential input signal. Normal operation is
obtained if the high level falls within the specified range and the peak-to-peak voltage lies between
VPP

(min)

and 1V. The lower end of the CMR range varies 1:1 with VCC and is equal to VCC - 2.0V.

5. Voltages referenced to VCC = 0V (ECL mode).

6. Within device skew is defined as indentical transition on similar path through a device.

7. Duty cycle is defined only for differential operation when the delays are measured from the crosspoint of

the inputs to the crosspoints of the outputs.

8. For standard ECL DC Specifications, refer to the ECL Logic Family Standard DC Specifications Data

Sheet.

9. Voltages are referenced to VCC = 0V (ECL Mode).

10. For part ordering description, see HPP Part Ordering Information Date Sheet.

Ordering Information