Datasheet SFS9620 Datasheet (Fairchild Semiconductor)

Advanced Power MOSFET

SFS9620

FEATURES

Avalanche Rugged Technology Rugged Gate Oxide Technology Lower Input Capacitance Improved Gate Charge Extended Safe Operating Area Lower Leakage Current : 10 µA (Max.) @ VDS = -200V Low R

: 1.111 Ω (Typ.)

DS(ON)

Absolute Maximum Ratings

Characteristic Value UnitsSymbol

Drain-to-Source Voltage Continuous Drain Current (T Continuous Drain Current (T

=25oC)

C

=100oC)

C

Drain Current-Pulsed Gate-to-Source Voltage Single Pulsed Avalanche Energy Avalanche Current Repetitive Avalanche Energy Peak Diode Recovery dv/dt Total Power Dissipation (T

=25oC)

C

Linear Derating Factor Operating Junction and Storage Temperature Range Maximum Lead Temp. for Soldering Purposes, 1/8“ from case for 5-seconds

T

V

DSS

I

DM

V E

I

AR

E

dv/dt

P

, T

J

T

D

GS

AS

AR

D

STG

L

O O

O O O

BV R I

= -200 V

DSS

= 1.5 Ω

DS(on)

= -3.0 A

D

TO-220F

1

2

3

1.Gate 2. Drain 3. Source

-200

-3.0

-1.9

1

2

1 1

3

-12

+

_

240

-3.0

-5.0

30

2.8

28

0.22

- 55 to +150

300

V A A

V

mJ

A

mJ

V/ns

W

W/

o

C

Thermal Resistance

Symbol Typ.

R

θJC

R

θJA

Characteristic Max.

Junction-to-Case

Junction-to-Ambient

Units

--

4.46

62.5

o

C/W

Rev. B

SFS9620

P-CHANNEL

POWER MOSFET

Electrical Characteristics (T

CharacteristicSymbol

BV ∆BV/∆T V

GS(th)

I

GSS

I

DSS

R

DS(on)

g

C

t

d(on)

t

d(off)

Q Q Q

Drain-Source Breakdown Voltage

DSS

Breakdown Voltage Temp. Coeff.

J

Gate Threshold Voltage Gate-Source Leakage , Forward Gate-Source Leakage , Reverse

Drain-to-Source Leakage Current

Static Drain-Source On-State Resistance Forward Transconductance

fs

Input Capacitance

iss

Output Capacitance

oss

Reverse Transfer Capacitance

rss

Turn-On Delay Time

t

Rise Time

r

Turn-Off Delay Time

t

Fall Time

f

Total Gate Charge

g

Gate-Source Charge

gs

Gate-Drain( “ Miller “ ) Charge

gd

=25oC unless otherwise specified)

C

Max. UnitsTyp.Min. Test Condition

V

-200

--

-2.0

--

-0.18

--

2.1

415

70 26 12 22 33 15 15

3.3

7.5

-100

--

-4.0

100

-10

1.5

-540 105

40 35 55 75 40 19

--

V

GS

o

I

V/

nA

µA

nC

=-250µA See Fig 7

C

D

V

DS

V

GS

V

GS

V

DS

V

DS

V

Ω

GS

V

Ω

DS

V

GS

pF

ns

See Fig 5

V

DD

=18Ω

R

G

V

DS

I

=-3.5A

D

See Fig 6 & Fig 12

=0V,ID=-250µA

=-5V,ID=-250µA =-30V =30V =-200V =-160V,TC=125oC

=-10V,ID=-1.5A =-40V,ID=-1.5A

O O

4

=0V,VDS=-25V,f =1MHz

=-100V,ID=-3.5A,

See Fig 13

O

4

O

=-160V,VGS=-10V,

4

O

5

Source-Drain Diode Ratings and Characteristics

CharacteristicSymbol Max. UnitsTyp.Min. Test Condition

I

SM

V

t

Q

Notes ;

Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

1

O

2

L=40mH, I

O

3

I

O

SD

Pulse Test : Pulse Width = 250µs, Duty Cycle 2%

4

O

Essentially Independent of Operating Temperature

5

O

Continuous Source Current

S

Pulsed-Source Current Diode Forward Voltage

SD

Reverse Recovery Time

rr

Reverse Recovery Charge

rr

=-3.0A, VDD=-50V, RG=27Ω*, Starting TJ =25oC

AS

_

-3.5A, di/dt 300A/µs, VDDBV

_

<

, Starting TJ =25oC

_

<

DSS

--

125

0.59

-3.0

-12

-5.0

--

1

--

O

4

--

O

--

_

<

Integral reverse pn-diode

A

in the MOSFET

V

T

=25oC,IS=-3.0A,VGS=0V

J

ns

T

=25oC,IF=-3.5A

J

µC

/dt=100A/µs

di

F

O

4

P-CHANNEL

POWER MOSFET

Fig 1. Output Characteristics Fig 2. Transfer Characteristics

V

1

10

0

10

, Drain Current [A]

D

-I

-1

10

5

4

]

Ω

, [

3

DS(on)

R

2

Drain-Source On-Resistance

1

0

GS

Top : - 15 V

- 10 V

- 8.0 V

- 7.0 V

- 6.0 V

- 5.5 V

- 5.0 V Bottom : - 4.5 V

@ Notes :

s Pulse Test

1. 250

µ

= 25 oC

2. T

-1

C

0

10

-VDS , Drain-Source Voltage [V]

= -10 V

V

GS

VGS = -20 V

@ Note : TJ = 25 oC

0 2 4 6 8 10 12 14

-ID , Drain Current [A]

SFS9620

1

10

0

10

, Drain Current [A]

D

-I

-1

1

10

2 4 6 8 10

1

10

0

10

, Reverse Drain Current [A]

DR

-I

-1

10

0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

o

C

150

25 oC

- 55

@ Notes :

= 0 V

1. V

GS

2. V

= -40 V

DS

3. 250

s Pulse Test

o

C

µ

-VGS , Gate-Source Voltage [V]

Fig 4. Source-Drain Diode Forward VoltageFig 3. On-Resistance vs. Drain Current

150 oC

o

25

C

, Source-Drain Voltage [V]

-V

SD

@ Notes :

1. V

2. 250

= 0 V

GS

s Pulse Test

µ

800

C

iss

600

C

400

Capacitance [pF]

200

oss

C

rss

0

10

-VDS , Drain-Source Voltage [V]

C

= Cgs+ Cgd ( Cds= shorted )

iss

C

= Cds+ C

oss

gd

C

= C

rss

gd

@ Notes :

1. V

2. f = 1 MHz

1

10

GS

= 0 V

Fig 6. Gate Charge vs. Gate-Source VoltageFig 5. Capacitance vs. Drain-Source Voltage

= -40 V

V

10

DS

= -100 V

V

DS

VDS = -160 V

5

, Gate-Source Voltage [V]

GS

-V

0

0 3 6 9 12 15

@ Notes : ID =-3.5 A

QG , Total Gate Charge [nC]

SFS9620

Fig 7. Breakdown Voltage vs. Temperature Fig 8. On-Resistance vs. Temperature

1.2

1.1

3.0

2.5

2.0

POWER MOSFET

P-CHANNEL

1.0

, (Normalized)

DSS

-BV

0.9

Drain-Source Breakdown Voltage

0.8

-75 -50 -25 0 25 50 75 100 125 150 175

@ Notes :

1. V

2. I

TJ , Junction Temperature [oC]

Operation in This Area is Limited by R

1

10

0

10

, Drain Current [A]

D

-I

-1

10

0

10

@ Notes :

1. T

2. T

3. Single Pulse

= 25 oC

C

= 150 oC

J

DS(on)

10

0.1 ms

1 ms

10 ms

DC

1

10

-VDS , Drain-Source Voltage [V]

= 0 V

GS

= -250 µA

D

2

1.5

, (Normalized)

1.0

DS(on)

R

0.5

Drain-Source On-Resistance

0.0

-75 -50 -25 0 25 50 75 100 125 150 175

@ Notes :

1. V

2. I

TJ , Junction Temperature [oC]

Fig 10. Max. Drain Current vs. Case TemperatureFig 9. Max. Safe Operating Area

3.5

3.0

2.5

2.0

1.5

, Drain Current [A]

1.0

D

-I

0.5

0.0 25 50 75 100 125 150

Tc , Case Temperature [oC]

= -10 V

GS

= -1.8 A

D

1

10

D=0.5

0

10

0.2

0.1

0.05

0.02

-1

0.01

10

(t) , Thermal Response

JC

θ

Z

-5

10

single pulse

-4

10

t1 , Square Wave Pulse Duration [sec]

Fig 11. Thermal Response

@ Notes :

1. Z

2. Duty Factor, D=t

3. TJM-TC=PDM*Z

P

DM.

-3

10

-2

10

(t)=4.46 oC/W Max.

JC

θ

t

1.

t

2.

-1

10

1/t2

(t)

JC

θ

0

1

10

P-CHANNEL

POWER MOSFET

SFS9620

Fig 12. Gate Charge Test Circuit & Waveform

-10V

“ Current Regulator

200nF12V

-3mA

V

R

G

”

50KΩ

300nF

V

GS

R

1

Current Sampling (IG)

Resistor

Fig 13. Resistive Switching Test Circuit & Waveforms

V

out

in

DUT

Same Type

as DUT

DUT

R

2

Current Sampling (ID)

Resistor

R

L

V

DD

( 0.5 rated V

V

GS

Q

-10V

V

DS

Q

gs

g

Q

gd

Charge

t

on

t

d(on)tr

)

DS

V

in

10%

90%

V

out

t

off

t

f

t

d(off)

Vary tp to obtain required peak I

-10V

Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms

BV

L

V

DS

D

R

G

L

I

D

V

DD

C

V

DD

E

= LL I

AS

----

1 2

2

AS

t

p

(t)

I

D

DSS

-------------------BV

-- V

DSS

DD

Time

V

(t)

DS

DUT

I

AS

t

p

BV

DSS

SFS9620

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

+

V

DS

DUT

--

I

S

L

P-CHANNEL

POWER MOSFET

V

GS

( Driver )

I

S

( DUT )

V

DS

( DUT )

V

GS

V

GS

Driver

R

G

D =

IFM , Body Diode Forward Current

Compliment of DUT

Gate Pulse Width

-------------------------Gate Pulse Period

Body Diode

Forward Voltage Drop

(N-Channel)

• dv/dt controlled by “RG”

• I

controlled by Duty Factor “D”

S

Body Diode Reverse Current

I

RM

V

f

di/dt

V

DD

10V

V

DD

Body Diode Recovery dv/dt

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ CoolFET™ CROSSVOLT™ E2CMOS

TM

FACT™ FACT Quiet Series™

®

FAST FASTr™ GTO™ HiSeC™

ISOPLANAR™ MICROWIRE™ POP™ PowerTrench™ QS™ Quiet Series™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 TinyLogic™

UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROV AL OF FAIRCHILD SEMICONDUCTOR CORPORA TION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

effectiveness.

PRODUCT STA TUS DEFINITIONS Definition of Terms

Datasheet Identification Product Status Definition

Advance Information

Preliminary

No Identification Needed

Obsolete

Formative or In Design

First Production

Full Production

Not In Production

This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.

This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.

This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.

This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Datasheet SFS9620 Datasheet (Fairchild Semiconductor)

Specifications and Main Features

Frequently Asked Questions

User Manual