The SC8521 can be used in infrared remote control
transmitters. It generates output pulses, in accordance with the RC5
protocol, when a key is pressed. The IC does not contain a software
programmable processor. However, it does contain a ROM in which
the codes that have to be transmitted are stored. The oscillator
frequency may be optionally chosen as 432KHz. For 432KHz
additional external capacitors must be connected.When a key in the
key-matrix is pressed a driveline will be connected to a sense line.
This causes the oscillator to start and a corresponding code will be
generated conforming to the RC5 protocol.
Seven drive lines (
DR0toDR6
to SN7) may be connected via the key matrix to scan the keys.
When two or more keys are activated simultaneously no
transmission will take place.
FEATURES
∗ RC5 protocol
∗ Maximum of 56 keys (20-pin version)
∗ Option of multi-system or single system transmitter
-- Multi-system: maximum 8 system, selection by key
-- Single system: maximum 8 different systems per IC, selection
by jumper wire or switch.
) and eight sense lines (SN0
SOP-20
∗ Power-down and key wake-up
∗ High output current (≤45mA)
∗ Oscillator frequency of 432KHz
∗ Multiple key protection
∗ Option of 25% or 33% duty factor
Sense lines (input only and will have a weak internal pull-up resistance)
LOW level input voltageV
HIGH level input voltageV
Pull-up resistanceRpuVDD=3V50--100
Driver lines (output only; open drain; maximum on-resistance when LOW)
Maximum on-resistanceRonVDD=3V----2
Output drive (has a weak pull-up resistance)
Source currentIsinkVDD=3V; VO=1.5V3.54.55.5mA
DD
DD
VDD=3V; TA=25°C
V
=3V; TA=25°C
DD
A
IL
IH
2.2--4.5V
----2mA
----1
-10--+50
----0.3V
0.7V
DD
----V
DD
PIN DESCRIPTION
20-pin dual in-line and small outline package (SO-20)
Pin No. Symbol Description
1XTAL1Oscillator input
2XTAL2Oscillator output
3SN7Sense line 7 for key matrix
4SN0Sense line 0 for key matrix
5SN1Sense line 1 for key matrix
6SN2Sense line 2 for key matrix
7SN3Sense line 3 for key matrix
8SN6Sense line 6 for matrix
9SN4Sense line 4 for matrix
10SN5Sense line 5 for matrix
11
12
13
14
15
16
DR5
DR4
DR3
DR2
DR1
DR0
Drive line 5 for key matrix (active LOW)
Drive line 4 for key matrix (active LOW)
Drive line 3 for key matrix (active LOW)
Drive line 2 for key matrix (active LOW)
Drive line 1 for key matrix (active LOW)
SN0 connected GND, send BANK7 code. BANK0----7 see the following code table.
Drive line 6 for key matrix (active LOW)
Sense lines
SC8521
When the keys have been scanned the key-number of the activated key serves as the address of the ROM to
obtain the required codeword. Consequently,key numbers 6, 7, 14, 15, 22, 23, 30, 31, 38, 39 and 40 to 55 will not
be addressed.
The ROM contains 8 banks of 64 code words. Thus for each key a maximum of 8 different code words may be
generated. With multi-system use, 8 different systems (e.g. TV, VCR, tuner, CD etc.) may be selected. Apart from
the system bits the command bits may also be different in different banks (true multi-function keys). Selection can
be performed using the keys. For each key three bank selected bits are present that determine which bank will be
selected for the next key.
For each key an ‘inhibit’ bit is also present. When this bit is at logic 1 at an address in a given bank, and when
the corresponding key is pressed (when this bank has been selected) no transmission will take place.
A single system option is available however, whereby instead of keys jumper wire and/or a switch may be used
for bank selection. Using this option it is possible to program different transmitter models in one IC and select the
required bank by means of jumper wire. Instead of a jumper wire a side-switch may also be used to change the
generated code temporarily (select different bank) to obtain multi-function keys. With this option the jumper wires
SC8521
or switch must be connected between sense line SN0 and one of the drivelines
DR0toDR6
or ground. This
means that SN0 cannot be used to connect keys and the maximum number of keys will be 49 keys for a 20-pin
package.
It is not possible to use a combination of jumper wires and selection keys for bank selection in one unit. The
output of the ROM is loaded into a shift register that provides the input bits for the pulse generator. This pulse
generator drives the output pin.
2. Timing generator
A schematic diagram of the timing generator is illustrated the oscillator frequency is 432KHz. The timing
generator is stopped when no key is activated and started again when a key is pressed.
The output of the oscillator (CLK1) is divided by 12 for 432KHz. Selection is achieved using a mask option. The
output of the divider is CLK2 which is used for clocking of the control timer. The frequency of CLK2 is 36 KHz and
the inverse is used to generate the output pulses in the subcarrier frequency. By mask option the duty factor can
be chosen to be 25% or 33%.
The control timer has a length of 4096 subcarrier (pulse) periods. This is equal to the transmission repletion time.
A bit time is equal to 64 pulses and the repetition time is 64 bit times. The control timer provides the timing of the
key scanning, the ROM access and the code transmission. When the control timer has arrived at a certain state
and no key has been pressed for at least 28 ms, a stop signal will be generated which will stop the oscillator. All
drivelines will then be set to logic 0. As soon as a key is pressed one of the sense lines will become logic 0. This
will generate a start signal, which will restart the oscillator.
SN0 should be connected to one of the drivelines or ground.
The bank that will be selected is equal to drive line number to which SN0 is connected. When connected to
ground the number will be 7. This achieved by loading the bank select flip-flops BS0 to BS2 with the contents of
C5 to C7 of the control timer when sense line SN0 is at logic 0. In this way it is possible to use two different
systems in one transmitter by using a side switch. With this option SN0 cannot be used to connect keys, so the
maximum number of keys will be lower (49 keys with 20-pin IC).
4. Multi system
The bank is selected by key for maximum 8 different systems (e.g. TV, VCR, CD, etc.), any key is flexible for
bank selection. When a user inserts a new battery, the default bank is always in bank 7. If only bank 7 is used,
then maximum number of key can be 56 keys for a 20-pin IC
5. ROM
SC8521
Logic1Logic0
A schematic diagram of the ROM is illustrated. The ROM is divided into 8 banks of 2 × 64 bytes. Bank selection
is performed using flip-flops BS0 to BS2 that are the 3 highest bits of the address. With the ‘single system’ these
bits are loaded from the 3 MSBs of the scan control when SN0 = 0. At power-on the bank select flip-flops will be in
an arbitrary state.
When a key was activated, the key number is stored in the 6-bit key register. This register forms the lower bits of
the ROM address. For each command the ROM will be accessed twice. This gives 16 bits in total (M0L to M7L
and M0H to M7H). The bits are described in Table 2.
Table2 ROM bit description
Bits Function
M0LtoM5LCommandbits0to5
M6L
M7L
M0H to M4HSystem bits 0 to 4
M5H to M7H
Field bit. This bit indicates whether command codes 0 to 63 are used (filed bit is at logic 1)
or command codes 64 to 127 are used (filed bit is at logic 0).
Inhibit bit. When this bit is at logic 1 no transmission will take place. When this bit is at
logic 0 the appropriate code word will be transmitted.
Bank select. Will be stored in BS0 to BS2 when the ‘multi-system’ option is selected. With
single system bits M5H to M7H are don’t care.
The bits of the remote control word, as indicated by the addressed ROM locations, are loaded into a shift
register every bit-time this register is shifted. The output is used to generate a logic1 in the biphase (Manchester)
coding, modulated with a frequency of 36 KHz. The duty factor of the modulation pulses may be selected
(optionally) to be 25% or 33.3%. The output of the pulse generator controls the output driver that can provide a
maximum current of 5 mA.
A PC program is provided that enables the user to fill in system and command codes for each keys number in
each bank. This program converts the input data into a ROM code-file needed to produce the metal mask and to
program an EPROM to be used in the hardware emulator.
BANK 2 LSB
BANK 3 LSB
BANK 4 LSB
BANK 5 LSB
BANK 6 LSB
BANK 7 LSB
BANK 0 MSB
BANK 1 MSB
BANK 2 MSB
BANK 3 MSB
BANK 4 MSB
BANK 5 MSB
BANK 6 MSB
BANK 7 MSB
ROM schematic diagram
SC8521
2. Hardware
An emulator is available that functionally emulates the IC. An EPROM with the ROM code information is
inserted into the emulator to produce the required remote control codes corresponding to the keys in the prototype
device.
The transmitting tube ground line and IC ground line should
layout separated or overstriking ground line.
The above IC only use to hint, not to specified.
Note:
* In wire layout, the power filter capacitor should near to IC.
* In wire layout, should avoid power line and ground line too long.
* Recommended infrared transmit unit and IC ground line should layout separated, or overstriking lines.
* The emitter of triode connect 1
* Recommended triode use 9014.
2001.01.031.1Modify the order of the pin in key matrix table4
Modify the diode direction in “APPLICATION CIRCUIT”
2002.01.191.2
2002.03.011.3
Add the Binary “instruction and signal output format table”
Add the note of instruction table.
The 102pF capacitor change to 100pF in “APPLICATION CIRCUIT”
Add the “PCB wire layout schematic”
Modify the “Package outline”