The SC84502 Mouse Controller is specially designed to control
PS/2 mouse device. This single chip can interface three keyswitches and f our photo-couples direct to 8042. SC84502 can
receive command and echo status or data format which are
compatible with IBM PS/2 mode mouse. Key debouncing circuit is
provided to prevent false entry and improve the accuracy.
In the conventional mouse, a great number of noises are
generated when the grid is partially closed or opened. These noise
are usually mistaken for movement signals by conventional mouse
controller and the cursor of the display screen is thus moved
frequently up and down or back and forth. This will consumes a great
amount of energy. The SC84502 PS/2 mouse controller provides
noise immunity circuits to eliminate these noise In order to reduce
energy consumption.
SC84502
DIP-14
DIP-16
FEATURES
* Being compatible with PS/2 mouse mode
* Built-in noise immunity circuit
* Low power dissipation
* RC oscillation
* Three key-switches and four photo-couples inputs
* Both key-press and key-release debounce interval 12ms
* Through three key-switches input, SC84502 can exert seven
different output
* The motion detector of the SC84502 could sense 8m/sec
CLK, DATA positive-going
threshold voltage
CLK, DATA negative-going
threshold voltage
Low Input Voltage, Other PinsVail------1.5V
High Input Voltage, Other PinsVaih--3.5----V
L,M,R Input CurrentImiPull Up Resistor, Vin=5V16.6--50
PS/2 mouse mode
DATA,CLK input Current
PS/2 mouse mode
DATA,CLK low output Voltage
L,M,R,X1,X2,Y1,Y2
Input Leakage Current
Note: All voltages in above table are compared with VSS.
All parameters in above table are tested under VDD=5V.
CLK & DATA output gates are open drains that connect to pull up resistors.
Oscillating FrequencyFosc34.3-10%34.334.3+10%kHz
Key DebounceTkd--12--ms
Rising Edge Crossed Width Fosc=35 kHzTr14.3---Falling Edge Crossed Width Fosc=35 kHzTf14.3---Mouse CLK Active TimeTmca--42.9-Mouse CLK Inactive TimeTmci--42.9-Time that Mouse Sample DATA from CLK rising EdgeTmdc--14.3-System CLK Active TimeTsca--42.9-System CLK Inactive TimeTsci--42.9-Time from DATA Transition to Falling Edge of CLKTsdc--14.3-Time from rising Edge of CLK to DATA TransitionTscd--28.6-Time to mouse Inhibit after the 11th CLK to
ensure mouse does not start another Transmission
Note: The AC timings are measured under using 35kHz system clock signal.
3NC--No Connection
4NC--No Connection
5OSCOUTOClock output.
6CLKI/O 8042 auxiliary port CLK line.
7DATAI/O 8042auxiliary port DATA line.
8VSS--Negative Power Supply
9R
10M
11L
12X1
13X2
14Y1
15Y2
16OSCRI
(refer to SC84502BP)
I
I
UNIT:KΩ
MAX.
16.0
15.0
14.0
TYP.
13.0
12.0
MIN.
11.0
10.0
9.0
8.0
7.0
6.0
5.0
4.0
3.0
2.0
1.0
01.02.03.04.05.0
INPUT VOLTAGE
X, Y inputs:Floating: Comparator input.
GND: Schmitt trigger input.
Short to OSC OUT: Testing Mode.
Three key-switches esert seven different combinations totally. Both key-pressed
and key-released signals will be sent accompanied with horizontal and vertical
state. The status of the key-switches will be preserved, whenever the value of
horizontal or vertical counters will present at DATA. And the debounce interval for
both key-press and key release is 12ms.
Four photo-couple signal denote UP, DOWN, LEFT and RIGHT state.
During the scanning period, as long as the photo-couples change their states, the
value of vertical or horizontal, counter will increase or decrease accordingly.
i) SC84502 generates the clocking signal when sending data to and receiving data from the system.
ii) The system requests SC84502 receive system data output by forcing the DATA line to an inactive level and
allowingCLKlinetogotoanactivelevel.
iii) Data transmission frame:
Bit Function
1Start bit(always 0)
2~9Databits(D0~D7)
10Parity bit(odd parity)
11Stop bit (always 1)
SC84502
iv) Data Output (data from SC84502 to system)
If CLK is low (inhibit status), data is no transmission.
If CLK is high and DATA is low(request-to-send), data is updated. Data is received from the system and no
transmission are started by SC84502 until CLK and DATA both high. If CLK and DATA are both high, the
transmission is ready. DATA is valid prior to the falling edge of CLK and beyond the rising edge of CLK.
During transmission, SC84502 check for line contention by checking for an inactive level on CLK at
intervals not to exceed 100µ sec. Contention occurs when the system lowers CLK to inhibit SC84502
output after SC84502 has started a transmission. If this occurs before the rising edge of the contention
does not occur by the tenth clock, the transmission is complete.
Following a transmission, the system inhibits SC84502 by holding CLK low until it can service the input or
until the system receives a request to send a response from SC84502.
System first check if SC84502 is transmitting data. If SC84502 is transmitting, the system can override the
output forcing CLK to an inactive level prior to the tenth clock. If SC84502 transmission is beyond the tenth
clock, the system receives the data. If SC84502 is not transmitting or if the system choose to override the
output, the system force CLK to an inactive level for a period of not less than 100m sec while preparing for
output. When the system is ready to output start bit (0), it allows CLK go to active level. If request-to-send is
detected, SC84502 clocks 11 bits. Following the tenth clock SC84502 checks for an active level on the
DATA line, and if found, force DATA low , and clock once more. If occurs framing error, SC84502 continue
to clock until DATA is high, then clocks the line control bit and request a Resend. When the system sends
out a command or data transmission that requires a response, the system waits for SC84502 to response
before sending its next output.
4. PS/2 MOUSE ERROR HANDLING
i) A Resend command ( FE ) following receipt of an invalid input or any input with incorrect parity.
ii) If two invalid input are received in succession, an error code of hex FC send to the system.
iii) The counter accumulators are cleared after receiving any command except “Resend”.
SC84502
iv) SC84501 receives a Resend command ( FE ), it transmit its last packet of data.
v
In the stream mode “Resend” is received by SC84502 following a 3-byte data packet transmission to the
system. SC84502 resend the 3-byte data packet prior to clearing the counter.
vi) A response is sent within 25 ms if
a). The system requires a response
b). An error is detected in the transmission
vii). When a command requiring a response is issued by the system ,another command should not be issue until
either the response is received or 25ms has passed.
5. PS/2 MOUSE COMMANDS DESCRIPTION
There are 16 valid commands that transmits between the system and SC84502. The “FA” code is always the
first response to any valid input received from the system other than a Set Wrap Mode or Resend command.
The following table list the commands:
i). Any time SC84502 receives an invalid command, it returns a Resend command to the system.
ii). When SC84502 receives a Resend command, it retransmits its last packet of data. If the last packet
was a Resend command, it transmits the packet just prior to the Resend command.
iii). In stream mode, if a Resend command is received by SC84502 immediately following a 3-byte data
The command reinitializes all conditions to the power-on defaults.
d). Disable (F5)
This command is used in the stream mode to stop transmissions from SC84502.
e). Enable (F4)
Begins transmissions, if in stream mode.
f). Set Sampling Rate (F3, XX)
In the stream mode, this command sets the sampling rate to the value indicated by byte hex XX, shown in
following:
Second byte XX Sample Rate
0A10/sec
1420/sec
2840/sec
3C60/sec
5080/sec
64100/sec
C8200/sec
g). Read Device Type (F2)
SC84502 always echoes “FA, 00 “ following this command.
h). Set Remote Mode (F0)
Data values are reported only in response to a Read Data command.
i). Set Wrap Mode (EE)
Wrap mode remains until Reset (FF) or Reset Wrap Mode (EC) is received.
j). Reset Wrap Mode (EC)
SC84502 returns to the previous mode of operation after receiving this command.
k). Read Data (EB)
This command is executed in either remote or stream mode. The data is transmitted even if there has been
no movement since the last report or the button status is unchanged. Following a Read Data command, the
registers are cleared after a data transmission.
l). Set Stream Mode (EA)
This command sets SC84502 in stream mode.
m). Status Request (E9)
When this command is issued by the system, SC84502 respond with a 3-byte status report as follows:
At the end of a sample interval in the stream mode, the current X and Y data values are converted new
values. The sign bits are not involved in this conversion. The conversion is only in stream mode. The
relationship between the input and output count follows:
Input Output
00
11
21
33
46
59
N(≥6)2.0*N
p). Reset Autospeed ( E6 )
This command restore normal speed.
6.TESTING MODE
Whenever OPT is connected to OSC OUT, the chip will enter buyer's testing mode. The X direction output signals
of comparators will present to L and M pin. Pressing "R" key can toggle the output from X direction to Y direction.