Datasheet SAA7196H Datasheet (Philips)

INTEGRATED CIRCUITS

DATA SH EET

SAA7196

Digital video decoder, Scaler and
Clock generator circuit (DESCPro)

Product specification
File under Integrated Circuits, IC22

1996 Nov 04

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

CONTENTS

1 FEATURES
2 GENERAL DESCRIPTION
3 QUICK REFERENCE DATA
4 ORDERING INFORMATION
5 BLOCK DIAGRAM
6 PINNING
7 FUNCTIONAL DESCRIPTION

7.1 Decoder part

7.1.1 Chrominance processor

7.1.2 Luminance processor

7.1.3 Synchronization

7.2 Expansion port (see Fig.2)

7.3 Monitor controls BCS (see Fig.2)

7.3.1 Brightness and contrast controls; see
Tables 1 and 2

7.3.2 Saturation control; see Table 3

7.3.3 RTCO output pin 44 (see Fig.11)

7.3.4 RTS1 and RTS0 outputs (pins 34 and 35)

7.4 Scaler part

7.4.1 Decimation filters

7.4.2 Vertical processing (VPU_Y)

7.4.3 RGB matrix

7.4.3.1 Anti-gamma ROM tables

7.4.4 Chrominance signal keyer

7.4.5 Scale control and vertical regions

7.4.5.1 Vertical bypass region

7.4.5.2 Vertical scaling region

7.4.5.3 Vertical regions (see Fig.12)

7.4.6 Output data representation and levels

7.4.7 Output FIFO register and VRAM port

7.4.8 VRAM port transfer procedures

7.4.9 Data burst transfer mode

7.4.10 Transparent data transfer mode

7.4.10.1 Interlaced processing
(OF bits, subaddress 20)

7.4.10.2 INCADR timing

7.4.10.3 Monochrome format (see Table 10)

7.4.10.4 VRAM port specifications

7.4.11 Field processing

7.4.12 Operation cycle

7.5 Power-on reset

8 PROGRAMMING MODEL

8.1 I2C-bus format

8.2 I2C-bus status information

8.3 Decoder part

8.4 Scaler part

SAA7196

9 LIMITING VALUES
10 CHARACTERISTICS
11 PROCESSING DELAYS
12 APPLICATION INFORMATION

12.1 Programming example
13 PACKAGE OUTLINE
14 SOLDERING

14.1 Introduction

14.2 Reflow soldering

14.3 Wave soldering

14.4 Repairing soldered joints
15 DEFINITIONS
16 LIFE SUPPORT APPLICATIONS
17 PURCHASE OF PHILIPS I2C COMPONENTS

1996 Nov 04 2

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

1 FEATURES

• Digital 8-bit luminance input [video (Y) or CVBS]

• Digital 8-bit chrominance input [CVBS or C from CVBS,

Y/C, S-Video (S-VHS or Hi8)]

• Luminance and chrominance signal processing for main

standards PAL, NTSC and SECAM

• Horizontal and vertical sync detection for all standards

• User programmable luminance peaking for aperture

correction

• Compatible with memory-based features (line-locked

clock, square pixel)

• Cross colour reduction by chrominance comb-filtering

for NTSC or special cross-colour cancellation for
SECAM

• UV signal delay lines for PAL to correct chrominance

phase errors

• Square-pixel format with 768/640 active samples per

line

• The bidirectional expansion port (YUV-bus) supports

data rates of 780 × f
SECAM) in 4 :2:2 format

• Brightness, contrast, hue and saturation controls for

scaled outputs

• Down-scaling of video windows with 1023 active

samples per line and 1023 active lines per frame to
randomly sized windows

• 2D data processing for improved signal quality of scaled

luminance data, especially for compression applications

• Chroma key (α-generation)

• YUV to RGB conversation including anti-gamma

ROM tables for RGB

• 16-word output FIFO (32-bit words)

• Output configurable for 32-, 24- and 16-bit

video data bus

• Scaled 16-bit 4 :2:2 YUV output

• Scaled 15-bit RGB (5-5-5+α) and 24-bit (8-8-8+α)

output

• Scaled 8-bit monochrome output

• Line increment, field sequence (odd/even,

interlace/non-interlaced) and vertical reset control for
easy memory interfacing

• Output of discontinuous data bursts of scaled video data

or continuous data output with corresponding qualifier
signals

• Real-time status information

(NTSC) and 944 × fH (PAL,

H

SAA7196

2

C-bus control

• I

• Only one crystal of 26.8 MHz required

• Clock generator on chip.

2 GENERAL DESCRIPTION

The CMOS circuit SAA7196, digital video decoder, scaler
and clock generator (DESCPro), is a highly integrated
circuit for DeskTop Video applications. It combines the
functions of a digital multistandard decoder (SAA7191B),
a digital video scaler (SAA7186) and a clock generator
(SAA7197).

The decoder is based on the principle of line-locked clock
decoding. It runs at square-pixel frequencies to achieve
correct aspect ratio. Monitor controls are provided to
ensure best display.

Four data ports are supported:

• Port CVBS7 to CVBS0 of input interface; used in Y/C
mode (see Fig.1) to decode digitized luminance and
chrominance signals (digitized in two external ADCs).
In normal mode, only this input port is used and only one
ADC is necessary (see Fig.4)

• Port CHR7 to CHR0 of input interface; used in Y/C
mode (see Fig.1) to decode digitized luminance and
chrominance signals (digitized in two external ADCs)

• 32-bit VRAM output port; interface to the video memory.
It outputs the down-scaled video data; different formats
and operation modes are supported by this circuit

• 16-bit expansion port; this is a bidirectional port.
In general, it establishes the digital YUV as known from
the SAA71x1 family of digital decoders. In addition, the
expansion port is configurable to send data from the
decoder unit or to accept external data for input into the
scaler. In input mode the clock rate and/or the sync
signals may be delivered by the external data source.

Decoder and scaler units can run at different clock rates.
The decoder processing always operates with a Line
Locked Clock (LLC). This clock is derived from the CVBS
signal and is suited best for memory based video
processing; the LLC clock is always present. The scaler
clock may be driven by the LLC clock or by an external
clock depending on the configuration of the expansion
port.

1996 Nov 04 3

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

The circuit is I2C-bus controlled. The I2C-bus interface is
clocked by LLC to ensure proper control.
The I2C-bus control is identical to that of the SAA7194.
It is divided into two sections:

• Subaddress 00H to 1FH for the decoder part
(Tables 16 and 17)

• Subaddress 20H to 3FH for the scaler part
(Tables 29 and 30).

3 QUICK REFERENCE DATA

Measured over full voltage and temperature ranges.

SYMBOL PARAMETER MIN. TYP. MAX. UNIT

V

DD

I

DD(tot)

V

I

V

O

f

BCK

T

amb

supply voltage 4.5 5 5.5 V
total supply current − 180 280 mA
data input level TTL-compatible
data output level TTL-compatible
input clock frequency −−32 MHz
operating ambient temperature 0 − 70 °C

The programming of the subaddresses for the scaler part
becomes effective at the first Vertical Sync (VS) pulse after
a transmission.

4 ORDERING INFORMATION

PACKAGE

TYPE NUMBER

NAME DESCRIPTION VERSION

SAA7196H QFP120 plastic quad flat package; 120 leads (lead length 1.95 mm);

body 28 × 28 × 3.4 mm; high stand-of height

SOT349-1

1996 Nov 04 4

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

5 BLOCK DIAGRAM

B

A

C

VDDV

Y7 to Y0

8

+5 V

CTST

CGCE

15

3776, 105

HREF

UV7 to UV0

8

CGC

SAA7196

to

part

scaler

D

SS

HS, VS

2

clock A

G

CREF

H

LLC

CLOCK A

GENERATOR

F

E

MHA381

CREF

LLCXTALHCL

XT ALIRTS0RTS1LFCOHSY

1 2 40 38

+5 V

DDA

V

SSA

V

internally

connected

+5 V

44

RTCO

SSD7

to V

SSD1

16, 30, 47, 60,

V

DDD7

to V

DDD1

14, 31, 45, 61,

V

75, 104, 120

77, 91, 106

36

RES

SAA7196

DECODER PART

8

CHR7

CHROMINANCE PROCESSOR

13 to 6

to

CHR0

INPUT

INTERFACE

LUMINANCE

PROCESSOR

8

24 to 17

to

CVBS7

CVBS0

SYNC PLIN

clock

33

status

STATUS

PORT AND

32

GPSW1

REGISTER

GPSW2

SYNCHRONIZATION

C-BUS

2

I

CONTROL

3

4

SCL

SDA

26 28 34 35 29 27

25

control and

status to and

from scaler part

5

CSA

2

I

handbook, full pagewidth

Fig.1 Block diagram of decoder part (continued in Fig.2).

1996 Nov 04 5

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

port output

RGB or YUV

VOEN

VCLK BTST

56 53 43

57 to 59

62 to 74

8

RGB

MATRIX

32-bit VRAM

VRO31 to VRO0

78 to 90

92 to 94

OUTPUT

FORMATTER

8



FOLLOWED

Y

U

BY

55

OUTPUT

8

ROMs

ANTI-GAMMA

V

U

INCADR

HFL

54

FIFO

REGISTER

15

KEYER

CHROMA

V

VMUX

SODD

SVS

SHREF

4648495051

PXQ

52

LNQ

SAA7196 SCALER PART

clock B

brightness,

to scaler and

SAA7196

MHA382

119

SP

AP

controls

contrast

saturation

VERTICAL FILTER

ARITHMETIC

LINE

(8 x 384)

MEMORY

FILTER

LUMINANCE

DECIMATION

Y

AND

CONTRAST

BRIGHTNESS

SATURATION

CHROMA

UV

CONTROLS

INTERPOLATOR

DECIMATION

(BCS)

FILTER

SCALE CONTROL

to

YUV15

VS

YUV0

HREF

VDDV

42 118

116 39117 41

95 115

YUV15 to YUV0

LLC2

CREFB

HREF HS LLCB

DIR VS

96 to 103

107 to 114

handbook, full pagewidth

expansion port

input/output

Fig.2 Block diagram of brightness, contrast, saturation controls and scaler part (continued from Fig.1).

CLOCK B

GENERATOR

LLCINB

CREFINB

BUS INTERFACE

8

8

SS

HREF

UV7 to UV0

Y7 to Y0

HS, VS

CREF

LLC

D

1996 Nov 04 6

F

B

E

A

from

C

part

decoder

H

G

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

6 PINNING

SYMBOL PIN STATUS DESCRIPTION

XTAL 1 O 26.8 MHz crystal oscillator output, not used if TTL clock signal is used
XT ALI 2 I 26.8 MHz crystal oscillator input or external clock input (TTL, square wave)

2

SDA 3 I/O I
SCL 4 I I

2

CSA 5 I I2C-bus set address

I
CHR0 6 I digital chrominance input signal (bit 0)
CHR1 7 I digital chrominance input signal (bit 1)
CHR2 8 I digital chrominance input signal (bit 2)
CHR3 9 I digital chrominance input signal (bit 3)
CHR4 10 I digital chrominance input signal (bit 4)
CHR5 11 I digital chrominance input signal (bit 5)
CHR6 12 I digital chrominance input signal (bit 6)
CHR7 13 I digital chrominance input signal (bit 7)
V

DDD1

14 − +5 V digital supply voltage 1
CTST 15 − connected to ground (clock test pin)
V

SSD1

16 − digital ground 1 (0 V)
CVBS0 17 I digital CVBS input signal (bit 0)
CVBS1 18 I digital CVBS input signal (bit 1)
CVBS2 19 I digital CVBS input signal (bit 2)
CVBS3 20 I digital CVBS input signal (bit 3)
CVBS4 21 I digital CVBS input signal (bit 4)
CVBS5 22 I digital CVBS input signal (bit 5)
CVBS6 23 I digital CVBS input signal (bit 6)
CVBS7 24 I digital CVBS input signal (bit 7)
HSY 25 O horizontal sync indicator output (programmable)
HCL 26 O horizontal clamping pulse output (programmable)
V

DDA

27 − +5 V analog supply voltage
LFCO 28 O line frequency control output signal to CGC

V
V
V

SSA
SSD2
DDD2

29 − analog ground (0 V)

30 − digital ground 2 (0 V)

31 − +5 V digital supply voltage 2
GPSW2 32 O general purpose output 2 (controllable via I
GPSW1 33 O general purpose output 1 (controllable via I
RTS1 34 O real time status output1; controlled by bit RTSE
RTS0 35 O real time status output0; controlled by bit RTSE
RES 36 O reset output, active LOW
CGCE 37 I enable input for internal CGC (connected to +5 V)
CREF 38 O clock qualifier output (test only)

C-bus data line

2

C-bus clock line

(multiple of present line frequency)

2

C-bus)

2

C-bus)

1996 Nov 04 7

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PIN STATUS DESCRIPTION

CREFB 39 I/O clock reference qualifier input/output (HIGH indicates valid data on

expansion port)

LLC 40 O line-locked video system clock output, for front-end (ADCs) only;

frequency: 1888 × f
for 60 Hz/525 lines per field systems

LLCB 41 I/O line-locked clock signal input/output, maximum 32 MHz (twice of pixel rate

in 4 : 2 : 2); frequency: 1888 × f
1560 × fH for 60 Hz/525 lines per field systems; or variable input clock up

to 32 MHz in input mode
LLC2 42 O line-locked clock signal output (pixel clock)
BTST 43 I connected to ground; BTST = HIGH sets all outputs (except

pins 1, 28, 38, 40 and 42) to high-impedance state (testing)
RTCO 44 O real time control output
V

DDD3

45 − +5 V digital supply voltage 3

VMUX 46 I VRAM output multiplexing, control input for the 32- to 16-bit multiplexer

(see Table 7)
V

SSD3

47 − digital ground 3 (0 V)

SODD 48 O odd/even field sequence reference output related to the scaler output

(test only)
SVS 49 O vertical sync signal related to the scaler output (test only)
SHREF 50 O delayed HREF signal related to the scaler output (test only)
PXQ 51 O pixel qualifier output signal to mark active pixels of a qualified line

(polarity: bit QPP; test only)
LNQ 52 O line qualifier output signal to mark active video phase

(polarity: bit QPP; test only)
VOE 53 I enable input of VRAM output
HFL 54 O FIFO half-full flag output signal
INCADR 55 O line increment/vertical reset control output
VCLK 56 I clock input signal of FIFO output
VRO31 57 O 32-bit digital VRAM output port (bit 31)
VRO30 58 O 32-bit digital VRAM output port (bit 30)
VRO29 59 O 32-bit digital VRAM output port (bit 29)
V
V

SSD4
DDD4

60 − digital ground 4 (0 V)

61 − +5 V digital supply voltage 4
VRO28 62 O 32-bit VRAM output port (bit 28)
VRO27 63 O 32-bit VRAM output port (bit 27)
VRO26 64 O 32-bit VRAM output port (bit 26)
VRO25 65 O 32-bit VRAM output port (bit 25)
VRO24 66 O 32-bit VRAM output port (bit 24)
VRO23 67 O 32-bit VRAM output port (bit 23)
VRO22 68 O 32-bit VRAM output port (bit 22)
VRO21 69 O 32-bit VRAM output port (bit 21)
VRO20 70 O 32-bit VRAM output port (bit 20)

for 50 Hz/625 lines per field systems and 1560 × f

H

for 50 Hz/625 lines per field systems and

H

H

1996 Nov 04 8

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PIN STATUS DESCRIPTION

VRO19 71 O 32-bit VRAM output port (bit 19)
VRO18 72 O 32-bit VRAM output port (bit 18)
VRO17 73 O 32-bit VRAM output port (bit 17)
VRO16 74 O 32-bit VRAM output port (bit 16)
V

SSD5

i.c. 76 − internally connected
V

DDD5

VRO15 78 O 32-bit VRAM output port (bit 15)
VRO14 79 O 32-bit VRAM output port (bit 14)
VRO13 80 O 32-bit VRAM output port (bit 13)
VRO12 81 O 32-bit VRAM output port (bit 12)
VRO11 82 O 32-bit VRAM output port (bit 11)
VRO10 83 O 32-bit VRAM output port (bit 10)
VRO9 84 O 32-bit VRAM output port (bit 9)
VRO8 85 O 32-bit VRAM output port (bit 8)
VRO7 86 O 32-bit VRAM output port (bit 7)
VRO6 87 O 32-bit VRAM output port (bit 6)
VRO5 88 O 32-bit VRAM output port (bit 5)
VRO4 89 O 32-bit VRAM output port (bit 4)
VRO3 90 O 32-bit VRAM output port (bit 3)
V

DDD6

VRO2 92 O 32-bit VRAM output port (bit 2)
VRO1 93 O 32-bit VRAM output port (bit 1)
VRO0 94 O 32-bit VRAM output port (bit 0)
DIR 95 I direction control of expansion bus
YUV15 96 I/O digital 16-bit video input/output signal (bit 15); luminance (Y)
YUV14 97 I/O digital 16-bit video input/output signal (bit 14); luminance (Y)
YUV13 98 I/O digital 16-bit video input/output signal (bit 13); luminance (Y)
YUV12 99 I/O digital 16-bit video input/output signal (bit 12); luminance (Y)
YUV11 100 I/O digital 16-bit video input/output signal (bit 11); luminance (Y)
YUV10 101 I/O digital 16-bit video input/output signal (bit 10); luminance (Y)
YUV9 102 I/O digital 16-bit video input/output signal (bit 9); luminance (Y)
YUV8 103 I/O digital 16-bit video input/output signal (bit 8); luminance (Y)
V

SSD6

i.c. 105 − internally connected
V

DDD7

YUV7 107 I/O digital 16-bit video input/output signal (bit 7); colour difference signals (UV)
YUV6 108 I/O digital 16-bit video input/output signal (bit 6); colour difference signals (UV)
YUV5 109 I/O digital 16-bit video input/output signal (bit 5); colour difference signals (UV)
YUV4 110 I/O digital 16-bit video input/output signal (bit 4); colour difference signals (UV)
YUV3 111 I/O digital 16-bit video input/output signal (bit 3); colour difference signals (UV)

75 − digital ground 5 (0 V)

77 − +5 V digital supply voltage 5

91 − +5 V digital supply voltage 6

104 − digital ground 6 (0 V)

106 − +5 V digital supply voltage 7

1996 Nov 04 9

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PIN STATUS DESCRIPTION

YUV2 112 I/O digital 16-bit video input/output signal (bit 2); colour difference signals (UV)
YUV1 113 I/O digital 16-bit video input/output signal (bit 1); colour difference signals (UV)
YUV0 114 I/O digital 16-bit video input/output signal (bit 0); colour difference signals (UV)
HREF 115 I/O horizontal reference signal
VS 116 I/O vertical sync input/output signal with respect to the YUV input signal
HS 117 O horizontal sync signal, programmable
AP 118 I connected to ground (action pin for testing)
SP 119 I connected to ground (shift pin for testing)
V

SSD7

120 − digital ground 7 (0 V)

1996 Nov 04 10

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

XTAL

XTALI

SDA

SCL
I2CSA
CHR0
CHR1
CHR2
CHR3
CHR4
CHR5
CHR6
CHR7

V

DDD1

CTST

V

SSD1

CVBS0
CVBS1
CVBS2
CVBS3
CVBS4
CVBS5
CVBS6
CVBS7

HSY
HCL

V

DDA
LFCO
V

SSA

V

SSD2

SSD7

V

120

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

SP
119

AP
118

HS
117

VS

116

HREF
115

YUV0
114

YUV1
113

YUV2

112

YUV3
111

YUV4

110

YUV5

109

YUV6
108

SAA7196

YUV7

107

DDD7

V

106

i.c.
105

SSD6

V

104

YUV8
103

YUV9
102

YUV15

YUV14

YUV13

YUV12

YUV11

YUV10

999897969594939291

101

100

DIR

VRO0

SAA7196

DDD6

VRO2

VRO1

V

90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61

VRO3
VRO4
VRO5
VRO6
VRO7

VRO8
VRO9
VRO10
VRO11
VRO12
VRO13
VRO14
VRO15

V

DDD5
i.c.
V

SSD5
VRO16

VRO17
VRO18
VRO19
VRO20
VRO21
VRO22
VRO23
VRO24
VRO25
VRO26
VRO27
VRO28

V

DDD4

3132333435363738394041424344454647484950515253545556575859

DDD2

V

GPSW2

GPSW1

RTS1

RTS0

RES

CGCE

CREF

LLC

CREFB

LLCB

LLC2

BTST

RTCO

Fig.3 Pin configuration.

1996 Nov 04 11

DDD3

V

VMUX

V

SSD3

SVS

SODD

PXQ

SHREF

LNQ

VOE

HFL

VCLK

INCADR

VRO31

VRO30

60

SSD4

VRO29

V

MHA379

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7 FUNCTIONAL DESCRIPTION

7.1 Decoder part

PAL, NTSC and SECAM standard colour signals based on
line-locked clock are decoded (see Fig.27). In Y/C mode,
digitized luminance CVBS7 to CVBS0 and chrominance
CHR7 to CHR0 signals (digitized in two external ADCs)
are input. In normal mode only CVBS7 to CVBS0 is used.
The data rate is 29.5 MHz (50 MHz systems) or

24.54 MHz (60 MHz systems).

7.1.1 C
The input signal passes the input interface and the

chrominance band-pass filter to eliminate DC components
and is finally fed to the multiplicative inputs of a quadrature
demodulator, where two subcarrier signals (0 and 90°
phase-shifted) from a local digital oscillator (DTO1) are
applied.

The frequency is dependent on the present colour
standard. The signals are low-pass filtered and amplified
in a gain-controlled amplifier. A final low-pass stage
provides a correct bandwidth performance.

PAL signals are comb-filtered to eliminate crosstalk
between the chrominance channels according to PAL
standard requirements.

NTSC signals are comb-filtered to eliminate crosstalk from
luminance to chrominance for vertical structures.

SECAM signals are fed through a cloche filter, a phase
demodulator and a differentiator to achieve proportionality
to the instantaneous frequency. The signals are
de-multiplexed in the SECAM recombination stage after
passing a de-emphasis stage to provide the two serially
transmitted colour difference signals.

The PLL for quadrature demodulation is closed via the
cloche filter (to improve noise performance), a phase
demodulator, a burst gate accumulator, a loop filter PI1
and a discrete time oscillator DTO1. The gain control loop
is closed via the cloche filter, amplitude detector, a burst
gate accumulator and a loop filter PI2.

The sequence processor switches signals according to
standards.

7.1.2 L
The data rate of the input signal is reduced to LLC2

frequency by a sample rate converter in the input interface.
The high frequency components are emphasized in a
prefilter to compensate for losses in the succeeding
chrominance trap. The chrominance trap is adjusted to a

HROMINANCE PROCESSOR

UMINANCE PROCESSOR

SAA7196

centre frequency of 3.58 MHz (NTSC) or 4.4 MHz (PAL,
SECAM) to eliminate most of the colour carrier
components. The chrominance trap is bypassed for
S-VHS signals.

The high frequency components in the luminance signal
are ‘peaked’ using a band-pass filter and a coring stage.
The ‘peaked’ (high frequent) component is added to the
‘unpeaked’ signal part for sharpness improvement and
output via variable delay to the expansion bus.

7.1.3 S
The sync input signal is reduced in bandwidth to 1 MHz

before it is sliced and separated from the luminance signal.
The sync pulses are compared in a detector with the
divided clock signal of a counter. The resulting output
signal is fed to a loop filter that accumulates all the phase
deviations. Thereby, a discrete time oscillator DTO2 is
driven generating the line frequency control signal LFCO.
An external PLL generates the line-locked clock LLC from
the signal LFCO. A noise-limited vertical deflection pulse is
generated for vertical processing that also inserts artificial
pulses if vertical input pulses are missing. 50/60 Hz as well
as odd/even field is automatically detected by the
identification stage.

7.2 Expansion port

The expansion port is a bidirectional interface for digital
video signals YUV15 to YUV0 in 4:2:2 format (see
Table 5). External video signals can be inserted to the
scaler or decoded video signals of the decoder part can be
output.

The data direction is controlled by pin 95 (DIR = HIGH:
data from external; see Table 4).

YUV15 to YUV0, HREF, VS, LLCB and CREFB pins are
inputs when bits OECL, OEHV, OEYC of subaddress 0E
are set to ‘0’. Different modes are provided (for timing see
Figs 6 to 8):

• Mode 0: all bidirectional terminals are outputs.
The signal of the decoder part (internal YUV15 to YUV0)
is switched to be scaled.

• Mode 1: external YUV15 to YUV0 is input to the scaler.
LLCB/CREFB clock system and HREF/VS from the
SAA7196 are used to control the external source. It is
possible to switch between mode 0 and mode 1 by
means of DIR input (see Fig.5).

• Mode 2: External YUV15 to YUV0 is input to the scaler.
LLCB/ CREFB clock system and HREF/VS from
external are used.

YNCHRONIZATION

1996 Nov 04 12

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

• Mode 3: YUV15 to YUV0 and HREF/VS terminals are
inputs. External YUV15 to YUV0 is input to the scaler
with HREF/VS reference from external. LLCB/CREFB
clock system of the SAA7196 is used.

handbook, full pagewidth

+127

reserved

+106

+95

digital
signal

value

luminance

60 Hz mode

luminance

50 Hz mode

0

SAA7196

pixel wise switching of the scaler source is possible
because the internal clock and sync sources are used.

100% white (60 Hz mode)
100% white (50 Hz mode)

chrominance

60 Hz mode

chrominance

50 Hz mode

−52

−64

−91

−103

−128

−132

All levels are related to EBU colour bar. Values in
decimal at 100% luminance and 75%chrominance
amplitude.

Fig.4 CVBS7 to CVBS0 input signal ranges.

black (60 Hz mode)
= black (50 Hz mode)

blanking level

sync

clipped

MHA380

1996 Nov 04 13

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7.3 Monitor controls BCS

7.3.1 B

The luminance signal can be controlled via I2C-bus
(see Table 16) by the bits BRIG7 to BRIG0 and
CONT6 to CONT0.

Table 1 Brightness control

00H minimum offset
80H CCIR level
FFH maximum offset

Table 2 Contrast control

00H luminance off
40H CCIR level
7FH 1.9999 amplitude

RIGHTNESS AND CONTRAST CONTROLS

BRIGHTNESS

CONTROL

CONTRAST

CONTROL

VALUE

VALUE

SAA7196

7.3.2 SATURATION CONTROL
The chrominance signal can be controlled via I2C-bus (see

Table 16) by the bits SAT6 to SAT0 and HUE7 to HUE0.

Table 3 Saturation control

SATURATION

CONTROL

00H colour off
40H CCIR level
7FH 1.9999 amplitude

Clipping: all resulting output values are clipped to
minimum (equals 1) and maximum (equals 254).

VALUE

Table 4 Operation modes; notes 1 to 3

MODE

OEYC OEHV OECL PIN 95 YUV HREF VS LLCB CREFB

0111LOWOOOOO
1 X 1 1 HIGH I OOOO
2 X 0 0 HIGH IIIII
3 X 0 1 HIGH I I I O O

Notes

1. X = don’t care.

2. I = input to monitor control/scaler.

3. O = output from decoder.

I2C BIT DIR INPUT SOURCE

1996 Nov 04 14

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 5 YUV-bus format on expansion port; note 1

SIGNALS ON EXPANSION PORT (PIXEL BYTE SEQUENCE ON PINS)

PIN

n n+1 n+2 n+3 n+4

YUV15 Ye7 Yo7 Ye7 Yo7 Ye7
YUV14 Ye6 Yo6 Ye6 Yo6 Ye6
YUV13 Ye5 Yo5 Ye5 Yo5 Ye5
YUV12 Ye4 Yo4 Ye4 Yo4 Ye4
YUV11 Ye3 Yo3 Ye3 Yo3 Ye3
YUV10 Ye2 Yo2 Ye2 Yo2 Ye2

YUV9 Ye1 Yo1 Ye1 Yo1 Ye1
YUV8 Ye0 Yo0 Ye0 Yo0 Ye0
YUV7 Ue7 Ve7 Ue7 Ve7 Ue7
YUV6 Ue6 Ve6 Ue6 Ve6 Ue6
YUV5 Ue5 Ve5 Ue5 Ve5 Ue5
YUV4 Ue4 Ve4 Ue4 Ve4 Ue4
YUV3 Ue3 Ve3 Ue3 Ve3 Ue3
YUV2 Ue2 Ve2 Ue2 Ve2 Ue2
YUV1 Ue1 Ve1 Ue1 Ve1 Ue1
YUV0 Ue0 Ve0 Ue0 Ve0 Ue0

PIXEL ORDER

SAA7196

Note

1. e = even pixel number; o = odd pixel number.

1996 Nov 04 15

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

LLCB

CREFB

HREF

DIR

UV

dec

(from decoder)

UV

ext

(from external

port)

UV to scaler

U

0(dec)

U

0(dec)

t

to 3-state

t

SU

t

OH

V

V

0(dec)

0(dec)

t

PZ

t

U

U

HD

2(ext)

2(ext)

t

from 3-state

V

2(ext)

V

2(ext)

U

4(dec)

U

4(dec)

SAA7196

V

4(dec)

V

4(dec)

MHA383

t

from 3-state(min)

t

from 3-state>tto 3-state

t

to 3-state(max)

= 1.5LLC + t

= 1.5LLC + t

Fig.5 Real-time switching between mode 0 and mode 1 (internal/external YUV15 to YUV0).

PZ(min)

PZ(max)

1996 Nov 04 16

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

input CVBS

HREF

VS

ODD (RTSO)

1625 23456

SAA7196

789

540 × 2/LLC

1 × 2/LLC

MHA384

handbook, full pagewidth

input CVBS

HREF

VS

ODD (RTSO)

a. 1st field.

314313 315 316 317 318 319

b. 2nd field

320 321

68 × 2/LLC

1 × 2/LLC

MHA385

Fig.6 VS and ODD timing on expansion port (50 Hz).

1996 Nov 04 17

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

input CVBS

HREF

VS

ODD (RTSO)

1525 2 3 4 5 6

a. 1st field.

SAA7196

78

448 × 2/LLC

1 × 2/LLC

9

MHA386

handbook, full pagewidth

input CVBS

HREF

VS

ODD (RTSO)

263 264 265 266 267 268

b. 2nd field.

269 270 271

58 × 2/LLC

1 × 2/LLC

MHA387

Fig.7 VS and ODD timing on expansion port (60 Hz).

1996 Nov 04 18

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

programming range

(step size: 2/LLC)

programming range

(step size: 2/LLC)

CVBS

HSY
HSY

HCL

HCL

62 × 2/LLC

(1)

+191

(1)

+127

216 LLC

processing delay CVBS - YUV

at YDEL = 000b

0

0

0

SAA7196

burst

−64

−128

10 × 2/LLC

Y−output

HREF (50 Hz)

PLIN (RTS1)

(50 Hz only)

HS (50 Hz)

HS (50 Hz)

programming range

(step size: 8/LLC)

HREF (60 Hz)

HS (60 Hz)

HS (60 Hz)

programming range

(step size: 8/LLC)

(2)

(2)

+117

+97

768 × 2/LLC

36 × 2/LLC

640 × 2/LLC

176 × 2/LLC

104 × 2/LLC

64 × 2/LLC

0

36 × 2/LLC

140 × 2/LLC

64 × 2/LLC

0

2 × 2/LLC

−118

−97

MHA388

Fig.8 Horizontal sync timing at HRMV = 0 and HRFS = 0 (signals HSY, HCL, HREF, PLIN and HS; 50 and 60 Hz).

1996 Nov 04 19

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

ndbook, full pagewidth

LLCB

CREFB

HREF

Byte numbers for pixels:

Y signal

50 Hz

U and V signal

Y signal

60 Hz

U and V signal

start of

active line

0

U0

0

U0

V0

V0

1

1

2

U2

2

U2

V2

V2

SAA7196

U4

U4

4

4

5

V4

5

V4

U6

U6

6

6

7

V6

7

V6

3

3

LLCB

CREFB

HREF

Byte numbers for pixels:

Y signal

50 Hz

U and V signal

Y signal

60 Hz

U and V signal

762

U762

634

U634

763

V762

635

V634

764

U764

636

U636

765

V764

637

V636

end of

active line

766

U766

638

U638

767

V766

639

V638

MHA389

Fig.9 Horizontal and data multiplex timing on expansion port.

1996 Nov 04 20

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

digital
signal

value

+254
+235

+128

white 100%

luminance

levels

digital
signal

value

+254
+240

+212

+128

+44

U-component

levels

blue 100%

blue 75%

yellow 75%

digital
signal

value

+254
+240

+212

+128

+44

SAA7196

red 100%

red 75%

V-component

levels

cyan 75%

+16

1

black yellow 100%

+16

1

b. U signal range (B − Y). c. V signal range (R − Y).a. Y signal range.

Fig.10 Input and output signal levels on expansion port.

7.3.3 RTCO OUTPUT PIN 44

This real-time control and status output signal contains
serial information about actual system clock, subcarrier
frequency and PAL/SECAM sequence (see Fig.11).
The signal can be used for various applications in external
circuits, e.g. in a digital encoder to achieve ‘clean’
encoding.

+16

1

cyan 100%

MHA390

7.3.4 RTS1 AND RTS0 OUTPUTS (PINS 34 AND 35)
These outputs can be configured in two modes dependent

on bit RTSE (subaddress 0D):

• RTSE = 0: the output RTS0 contains the odd/even field
identification bit (HIGH equals odd); output RTS1
contains the inverted PAL/SECAM sequence bit [HIGH
equals non-inverted (R − Y)-line/DB-line]

• RTSE = 1: the output RTS0 contains the horizontal lock
bit (HIGH equals PLL locked); output RTS1 contains the
vertical detection bit (HIGH equals vertical sync
detected).

1996 Nov 04 21

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

RTCO

H/L transition

(counter start)

128

clock cycles

4 bits

HPLL

increment

bits 13 to 0

13

048 1419 6367

reserve

022201510 51

time slot

(LLC/4)

FSCPLL increment

bits 22 to 0

valid

not valid

3 bits

reserve

sequence

bit (1)

0

SAA7196

reserved (2)

MHA391

(1) Sequence bit:

SECAM: 0 equals DB-line; 1 equals DR-line.
PAL: 0 equals (R − Y) line normal; 1 equals (R − Y) line inverted.
NTSC: 0 (no change).

(2) Reserve bits: 276 for 50 Hz systems; 188 for 60 Hz systems.

Fig.11 RTCO timing.

7.4 Scaler part

The scaler part receives YUV15 to YUV0 input data in
4:2:2 format.

The video data from the BCS control are processed in
horizontal direction in two separate decimation filters.
The luminance component is also processed in vertical
direction (VPU_Y).

Chrominance data are interpolated to a 4 : 4 : 4 format;
a chroma keying bit is generated. The 4 :4:4 YUV data
are then converted from the YUV to the RGB domain in a
digital matrix. ROM tables in the RGB data path can be
used for anti-gamma correction of gamma-corrected input
signals. Uncorrected RGB and YUV signals can be
bypassed.

A scale control unit generates reference and gate signals
for scaling of the processed video data. After data
formatting to the various VRAM port formats, the scaled
video data are buffered in the 16 word 32-bit output FIFO
register. The scaling is performed by pixel and line
dropping at the FIFO input. The FIFO output is directly
connected to the VRAM output bus VRO31 to VRO0.
Specific reference signals support an easy memory
interfacing.

1996 Nov 04 22

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7.4.1 DECIMATION FILTERS
The decimation filters perform accurate horizontal filtering

of the input data stream.
The signal bandwidth is matched in front of the pixel

decimation stage, thus disturbing artifacts, caused by the
pixel dropping, are reduced.

The signal bandwidth can be reduced in steps of
(see Figs 29 and 30):

2-tap filter = −6 dB at 0.325 pixel rate
3-tap filter = −6 dB at 0.25 pixel rate
4-tap filter = −6 dB at 0.21 pixel rate
5-tap filter = −6 dB at 0.125 pixel rate
9-tap filter = −6 dB at 0.075 pixel rate.

The different characteristics are chosen independently by

2

C-bus control bits HF2 to HF0 when AFS = 0

I
(subaddress 28). In the adaptive mode with AFS = 1,
the filter characteristics are chosen dependent on the
defined sizing parameters (see Table 6).

SAA7196

7.4.3 RGB MATRIX

Y data and UV data are converted after interpolation into
RGB data according to CCIR601 recommendation. Data is
bypassed in 16-bit YUV formats or monochrome modes.

The matrix equations are these considering the digital
quantization:

R = Y + 1.375 V
G=Y−0.703125 V − 0.34375 U
B = Y + 1.734375 U.

7.4.3.1 Anti-gamma ROM tables

ROM tables are implemented at the matrix output to
provide anti-gamma correction of the RGB data. A curve
for a gamma of 1.4 is implemented. The tables can be
used (bit RTB = 0, subaddress 20) to compensate gamma
correction for linear data representation of RGB output
data.

7.4.4 C

HROMINANCE SIGNAL KEYER

7.4.2 V
Luminance data is fed to a vertical filter consisting of a

384 × 8-bit RAM and an arithmetic block (see Fig.2).
Subsampled and interpolation operations are applied.
The luminance data is processed in vertical direction to
preserve the video information for small scaling factors
and to reduce artifacts caused by the dropping.
The available modes respectively transfer functions are
selectable by bits VP1 and VP0 (subaddress 28).
Adaptive modes, controlled by AFS and AFG bits
(subaddresses 28 and 30) are also available (see
Table 6).

Table 6 Adaptive filter selection (AFS = 1)

SCALING RATIO FILTER FUNCTION

XD/XS horizontal

≤1 bypassed
≤14/15 filter 1
≤11/15 filter 6
≤7/15 filter 3
≤3/15 filter 4

YD/YS vertical

≤1 bypassed
≤13/15 filter 1
≤4/15 filter 2

ERTICAL PROCESSING (VPU_Y)

(1)

The keyer generates an alpha signal to achieve a 5-5-5+α
RGB alpha output signal. Therefore, the processed UV
data amplitudes are compared with thresholds set via
I2C-bus (subaddresses ‘2C to 2F’). A logic ‘1’ signal is
generated if the amplitude is inside the specified amplitude
range, otherwise a logic ‘0’ is generated.
Keying can be switched off by setting the lower limit higher
than the upper limit (‘2C or 2E’ and ‘2D or 2F’).

7.4.5 S

The scale control block SC includes address/sequence
counters to define the current position in the input field and
to address the internal VPU memories. To perform scaling,
XD of XS pixel selection in horizontal direction and YD of
YS line selection in vertical direction are applied. The pixel
and line dropping are controlled at the input of the FIFO
register.

The scaling ratio in horizontal and vertical direction is
estimated to control the decimation filter function and the
vertical data processing in the adaptive mode (AFS and
AFG bits). The input field can be divided into two vertical
regions - the bypass region and the scaling region, which
are defined via I2C-bus by the parameters VS, VC, YO and
YS.

CALE CONTROL AND VERTICAL REGIONS

Note

1. See Chapter 8.

1996 Nov 04 23

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7.4.5.1 Vertical bypass region

Data are not scaled and independent of I2C bits FS1 and
FS0; the output format is always 8-bit gray scale
(monochrome). The SAA7196 outputs all active pixels of a
line, defined by the HREF input signal if the vertical bypass
region is active. This can be used, for example, to store
video text information in the field memory. The start line of
the bypass region is defined by the I2C bits VS;
the number of lines to be bypassed is defined by VC.

7.4.5.2 Vertical scaling region

Data is scaled with start at line YO and the output format
is selected when FS1 and FS0 are valid. This is the
‘normal operation’ area. The input/output screen
dimensions in horizontal and vertical direction are defined
by the parameters XO, XS and XD for horizontal and YO,
YS and YD for vertical.

The circuit processes XS samples of a line. Remaining
pixels are ignored if a line is longer than XS. If a line is

SAA7196

shorter than XS, processing is aborted when the falling
edge of HREF is detected. In this case the output line will
have less than XD samples.

7.4.5.3 Vertical regions

• The two regions can be programmed via I2C-bus,
whereby regions should not overlap (active region
overrides the bypass region)

• The start of a normal active picture depends on video
standard and has to be programmed to the correct value

• The offsets XO and YO have to be set according to the
internal processing delays to ensure the complete
number of destination pixels and lines (refer to Table 30)

• The scaling parameters can be used to perform a
panning function over the video frame/field.

(see Fig.12)

handbook, full pagewidth

vertical sync

vertical bypass start

scaling region start

vertical

blanking

VS YO

bypass region

scaling region

MHA392

Fig.12 Vertical regions.

first valid line

vertical bypass count
equals VS

scaling region count
equals YS Y -size source

1996 Nov 04 24

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7.4.6 OUTPUT DATA REPRESENTATION AND LEVELS
Output data representation of the YUV data can be

modified by bit MCT (subaddress 30). The DC gain is 1 for
YUV input data. The corresponding RGB levels are
defined by the matrix equations; they are limited to the
range of 1 to 254 in the 8-bit domain according to CCIR

601. In the event the YUV or monochrome luminance
output formats are selected and bit LLV = 1, the luminance
levels can be limited to:

• 16 (239) = black

• 235 (20) = white

• (...) = gray scale luminance levels.

For the 5-bit RGB formats a truncation from 8-bit to 5-bit
word width is implemented. Fill values are inserted
dependent on long word position and destination size
(see Section 7.4.9):

• ‘1’ for 24-bit RGB, Y and two’s complement UV

• ‘128’ for UV (straight binary)

• ‘254’ in 8-bit gray scale format.

7.4.7 O
The output FIFO register is the buffer between the video

data stream and the VRAM data input port. Resized video
data are buffered and formatted. 32-, 24- and 16-bit video
data modes are supported. The various formats are
selected by the bits EFE, VOF, FS1 and FS0. VRAM port
formats are shown in Tables 7, 8 and 9. The FIFO register
capacity is 16 words × 32-bit (for 32-, 24- or 16-bit video
data).

The I2C bits LW1 and LW0 can be used to define the
position of the first pixel each line in the 32-bit long word
format or to shift the UV sequence to VU in the 16-bit YUV
formats. In case of YUV output, an odd pixel count XD
results in an incomplete pair of UV data at the end
(LW = 0) or beginning (LW = 2) of a line.

VRAM port inputs:

• VMUX, the VRAM output multiplexing signal

• VCLK to clock the FIFO register output data

• VOE to enable output data.

VRAM port outputs:

• HFL flag (half-full flag)

• INCADR (refer to Section 7.4.9)

• VRO31 to VRO0 VRAM port output data

• The reference signals for pixel and line selection on

outputs VRO7 to VRO0 (only for 24- and 16-bit video
data formats refer to Section 7.4.10).

UTPUT FIFO REGISTER AND VRAM PORT

SAA7196

7.4.8 VRAM

Data transfer on the VRAM port can be done
asynchronously controlled by outputs HFL, INCADR and
input VCLK (data burst transfer with bit TTR = 0).

Data transfer on the VRAM port can be done
synchronously controlled by output reference signals on
outputs VRO7 to VRO0 and a continuous VCLK of clock
rate of1⁄2LLC (transparent data transfer with bit TTR = 1).

In general: the scaling capability of the SAA7196 can be
used in various applications.

7.4.9 D

Data transfer on the VRAM port is asynchronously
(TTR = 0). This mode can be used for all output formats.
Four signals for communication with the external memory
are provided:

• HFL flag: the half-full flag of the FIFO output register is
raised when the FIFO contains at least 8 data words
(HFL = HIGH). By setting HFL = 1, the SAA7196
requests a data burst transfer by the external memory
controller, that has to start a transfer cycle within the
next 32 LLC cycles for 32-bit long word modes (16 LLC
cycles for 16- and 24-bit modes). If there are pixels in the
FIFO at the end of the line, which are not transferred, the
circuit fills up the FIFO register with ‘fill pixels’ until it is
half-full and sets the HFL flag to request a data burst
transfer. After transfer is done, HFL is used in
combination with INCADR to indicate the line
increments (see Fig.13).

• INCADR output signal is used in combination with HFL
to control horizontal and vertical address generation for
a memory controller. The pulse sequence depends on
field formats (interlace/non-interlaced or odd/even
fields, see Figs 14 and 15) and control bits
OF1 and OF0 (subaddress 20).

• VCLK input signal to clock the FIFO register output data
VRO(n). New data are placed on the VRO(n) port with
the rising edge of VCLK (see Fig.13).

• VOE input enables output data VRO(n). The outputs are
in 3-state mode at VOE = HIGH.
VOE changes only when VCLK is LOW. If VCLK pulses
are applied during VOE = HIGH, the outputs remain
inactive, but the FIFO register accepts the pulses.

PORT TRANSFER PROCEDURES

ATA BURST TRANSFER MODE

1996 Nov 04 25

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

It means:

HFL = 1 at the rising edge of INCADR: the ‘end of line’
is reached; request for line address increment

HFL = 0 at the rising edge of INCADR: the ‘end of
field/frame’ is reached; request for line and pixel
address reset.

7.4.10 T
Data transfer on the VRAM port can be achieved

synchronously (TTR = 1) controlled by output reference
signals on outputs VRO7 to VRO0, and a continuous clock
rate of
continuously processed data stream. Therefore, the
extended formats of the VRAM output port are selected (bit
EFE = 1; see Table 10).

The output signals VRO7 to VRO0 have to be used to
buffer qualified preprocessed RGB or YUV video data.
To avoid read/write collision at the internal FIFO, the VCLK
timing and polarity must accord to the CREFB
specification.
The YUV data is only valid in qualified time slots. Control
output signals are (see Table 10 and Fig.16):

•α: keying signal of the chroma keyer

• O/E: odd/even field bit according to the internal field

processing

• VGT: vertical gate signal, ‘1’ marks the scaling window
in vertical direction from YO to (YO + YS) lines, cut by
VS

• HGT: horizontal gate signal, ‘1’ marks horizontal
direction from XO to (XO + XS) lines, cut by HREF

• HRF: delay compensated horizontal reference signal

• LNQ: line qualifier signal, active polarity is defined by bit

QPL

• PXQ: pixel qualifier signal, active polarity is defined by
bit QPP.

RANSPARENT DATA TRANSFER MODE

1

⁄2LLC on input VCLK. The SAA7196 delivers a

SAA7196

7.4.10.1 Interlaced processing
(OF bits, subaddress 20)

To support correct interlaced data storage, the scaler
delivers two INCADR/HFL sequences in each qualified
line and an additional INCADR/HFL sequence after the
vertical reset sequence at the beginning of an ODD field.
Thereby, the scaled lines are automatically stored in the
right sequence.

7.4.10.2 INCADR timing

The distance from the last half-full request (HFL) to the
INCADR pulse may be longer than 64 × LLC. The state of
HFL is defined for minimum 2 × LLC afterwards.

7.4.10.3 Monochrome format

In case of TTR = 1 and EFE = 1 is Ya = Yb.

(see Table 10)

7.4.10.4 VRAM port specifications

Table 7 VMUX control; note 1

BIT VOF

0 0 0 3-state active
0 0 1 active 3-state
1 0 X active active

X 1 X 3-state 3-state

Note

1. X = don’t care.

1996 Nov 04 26

VOE (PIN 53) VMUX (PIN 46)

VRAM BUS

VRO31 to VRO16 VRO15 to VRO0

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 8 VRAM port output data formats for bits 31 to 16 (continued in Table 9)

2

EFE-bit = 0 and VOF-bit = 1 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

VRO31 αααYe7 Ye7 Ye7 Ye7 Yo7 Ye7 Ya7 Ya7 Ya7
VRO30 R4 R4 R4 Ye6 Ye6 Ye6 Ye6 Yo6 Ye6 Ya6 Ya6 Ya6
VRO29 R3 R3 R3 Ye5 Ye5 Ye5 Ye5 Yo5 Ye5 Ya5 Ya5 Ya5
VRO28 R2 R2 R2 Ye4 Ye4 Ye4 Ye4 Yo4 Ye4 Ya4 Ya4 Ya4
VRO27 R1 R1 R1 Ye3 Ye3 Ye3 Ye3 Yo3 Ye3 Ya3 Ya3 Ya3
VRO26 R0 R0 R0 Ye2 Ye2 Ye2 Ye2 Yo2 Ye2 Ya2 Ya2 Ya2
VRO25 G4 G4 G4 Ye1 Ye1 Ye1 Ye1 Yo1 Ye1 Ya1 Ya1 Ya1
VRO24 G3 G3 G3 Ye0 Ye0 Ye0 Ye0 Yo0 Ye0 Ya0 Ya0 Ya0
VRO23 G2 G2 G2 Ue7 Ue7 Ue7 Ue7 Ve7 Ue7 Yb7 Yb7 Yb7
VRO22 G1 G1 G1 Ue6 Ue6 Ue6 Ue6 Ve6 Ue6 Yb6 Yb6 Yb6
VRO21 G0 G0 G0 Ue5 Ue5 Ue5 Ue5 Ve5 Ue5 Yb5 Yb5 Yb5
VRO20 B4 B4 B4 Ue4 Ue4 Ue4 Ue4 Ve4 Ue4 Yb4 Yb4 Yb4
VRO19 B3 B3 B3 Ue3 Ue3 Ue3 Ue3 Ve3 Ue3 Yb3 Yb3 Yb3
VRO18 B2 B2 B2 Ue2 Ue2 Ue2 Ue2 Ve2 Ue2 Yb2 Yb2 Yb2
VRO17 B1 B1 B1 Ue1 Ue1 Ue1 Ue1 Ve1 Ue1 Yb1 Yb1 Yb1
VRO16 B0 B0 B0 Ue0 Ue0 Ue0 Ue0 Ve0 Ue0 Yb0 Yb0 Yb0

RGB 5-5-5+α

32-BIT WORDS

n n+2 n+4 n n+2 n+4 n n+1 n+2

C-bus); burst mode only; note 1.

FS1 = 0; FS0 = 0

YUV4:2:2

32-BIT WORDS

FS1 = 0; FS0 = 0

YUV4:2:2

16-BIT WORDS

FS1 = 0; FS0 = 0

8-bit monochrome

32-BIT WORDS

n

n+4

n+1

n+5

n+8
n+9

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a, b, c, d = consecutive pixels.

1996 Nov 04 27

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 9 VRAM port output data formats for bits 15 to 0 (continued from Table 8)

2

EFE-bit = 0 and VOF-bit = 1 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

VRO15 αααYo7 Yo7 Yo7 X X X Yc7 Yc7 Yc7
VRO14 R4 R4 R4 Yo6 Yo6 Yo6 X X X Yc6 Yc6 Yc6
VRO13 R3 R3 R3 Yo5 Yo5 Yo5 X X X Yc5 Yc5 Yc5
VRO12 R2 R2 R2 Yo4 Yo4 Yo4 X X X Yc4 Yc4 Yc4
VRO11 R1 R1 R1 Yo3 Yo3 Yo3 X X X Yc3 Yc3 Yc3
VRO10 R0 R0 R0 Yo2 Yo2 Yo2 X X X Yc2 Yc2 Yc2

VRO9 G4 G4 G4 Yo1 Yo1 Yo1 X X X Yc1 Yc1 Yc1
VRO8 G3 G3 G3 Yo0 Yo0 Yo0 X X X Yc0 Yc0 Yc0
VRO7 G2 G2 G2 Ve7 Ve7 Ve7 X X X Yd7 Yd7 Yd7
VRO6 G1 G1 G1 Ve6 Ve6 Ve6 X X X Yd6 Yd6 Yd6
VRO5 G0 G0 G0 Ve5 Ve5 Ve5 X X X Yd5 Yd5 Yd5
VRO4 B4 B4 B4 Ve4 Ve4 Ve4 X X X Yd4 Yd4 Yd4
VRO3 B3 B3 B3 Ve3 Ve3 Ve3 X X X Yd3 Yd3 Yd3
VRO2 B2 B2 B2 Ve2 Ve2 Ve2 X X X Yd2 Yd2 Yd2
VRO1 B1 B1 B1 Ve1 Ve1 Ve1 X X X Yd1 Yd1 Yd1
VRO0 B0 B0 B0 Ve0 Ve0 Ve0 X X X Yd0 Yd0 Yd0

RGB 5-5-5+α

32-BIT WORDS

n + 1 n + 3 n + 5 n + 1 n + 3 n + 5 OUTPUTS NOT USED

C-bus); burst mode only; note 1.

FS1 = 0; FS0 = 0

YUV4:2:2

32-BIT WORDS

FS1 = 0; FS0 = 0

YUV4:2:2

16-BIT WORDS

FS1 = 0; FS0 = 0

8-bit monochrome

32-BIT WORDS

n+2
n+3

n+6
n+7

n+10
n+11

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a, b, c, d = consecutive pixels.

1996 Nov 04 28

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 10 VRAM port output data formats for bits 31 to 16 (continued in Table 11)

2

EFE-bit = 1 and VOF-bit = 1 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

VRO31 αααYe7 Yo7 Ye7 R7 R7 R7 Ya7 Ya7 Ya7
VRO30 R4 R4 R4 Ye6 Yo6 Ye6 R6 R6 R6 Ya6 Ya6 Ya6
VRO29 R3 R3 R3 Ye5 Yo5 Ye5 R5 R5 R5 Ya5 Ya5 Ya5
VRO28 R2 R2 R2 Ye4 Yo4 Ye4 R4 R4 R4 Ya4 Ya4 Ya4
VRO27 R1 R1 R1 Ye3 Yo3 Ye3 R3 R3 R3 Ya3 Ya3 Ya3
VRO26 R0 R0 R0 Ye2 Yo2 Ye2 R2 R2 R2 Ya2 Ya2 Ya2
VRO25 G4 G4 G4 Ye1 Yo1 Ye1 R1 R1 R1 Ya1 Ya1 Ya1
VRO24 G3 G3 G3 Ye0 Yo0 Ye0 R0 R0 R0 Ya0 Ya0 Ya0
VRO23 G2 G2 G2 Ue7 Ve7 Ue7 G7 G7 G7 Yb7 Yb7 Yb7
VRO22 G1 G1 G1 Ue6 Ve6 Ue6 G6 G6 G6 Yb6 Yb6 Yb6
VRO21 G0 G0 G0 Ue5 Ve5 Ue5 G5 G5 G5 Yb5 Yb5 Yb5
VRO20 B4 B4 B4 Ue4 Ve4 Ue4 G4 G4 G4 Yb4 Yb4 Yb4
VRO19 B3 B3 B3 Ue3 Ve3 Ue3 G3 G3 G3 Yb3 Yb3 Yb3
VRO18 B2 B2 B2 Ue2 Ve2 Ue2 G2 G2 G2 Yb2 Yb2 Yb2
VRO17 B1 B1 B1 Ue1 Ve1 Ue1 G1 G1 G1 Yb1 Yb1 Yb1
VRO16 B0 B0 B0 Ue0 Ve0 Ue0 G0 G0 G0 Yb0 Yb0 Yb0

RGB 5-5-5+α

16-BIT WORDS

n n+1 n+2 n n+1 n+2 n n+1 n+2

(1)

C-bus); burst- and transparent- modes; notes 1 to 3.

FS1 = 0; FS0 = 1

YUV4:2:2

16-BIT WORDS

FS1 = 1; FS0 = 0

RGB 8-8-8

24-BIT WORDS

FS1 = 1; FS0 = 1

8-bit monochrome

16-BIT WORDS

n

n+2

n+1

n+3

n+4
n+5

Notes

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a and b = consecutive pixels; O/E = odd/even flag.

2. YUV 16-bit format: the keying signal α is defined only for YU time steps. The corresponding YV sample has also to
be keyed. The α signal in monochrome mode can be used only in the transparent mode (TTR = 1), in this case
Ya = Yb.

1

3. Data valid only when transparent mode active (bit TTR = 1) and VCLK pin connected to

⁄2LLC clock rate.

1996 Nov 04 29

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 11 VRAM port output data formats for bits 15 to 0 (continued from Table 10)

2

EFE-bit = 1 and VOF-bit = 1 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

VRO15 XXXXXXB7B7B7XXX
VRO14 XXXXXXB6B6B6XXX
VRO13 XXXXXXB5B5B5XXX
VRO12 XXXXXXB4B4B4XXX
VRO11 XXXXXXB3B3B3XXX
VRO10 XXXXXXB2B2B2XXX

VRO9 XXXXXXB1B1B1XXX
VRO8 XXXXXXB0B0B0XXX
VRO7 ααααXααααααα
VRO6 O/E O/E O/E O/E O/E O/E O/E O/E O/E O/E O/E O/E
VRO5 VGT VGT VGT VGT VGT VGT VGT VGT VGT VGT VGT VGT
VRO4 HGT HGT HGT HGT HGT HGT HGT HGT HGT HGT HGT HGT
VRO3 XXXXXXXXXXXX
VRO2 HRF HRF HRF HRF HRF HRF HRF HRF HRF HRF HRF HRF
VRO1 LNQ LNQ LNQ LNQ LNQ LNQ LNQ LNQ LNQ LNQ LNQ LNQ
VRO0 PXQ PXQ PXQ PXQ PXQ PXQ PXQ PXQ PXQ PXQ PXQ PXQ

RGB 5-5-5+α

16-BIT WORDS

n n+1 n+2 n n+1 n+2 n n+1 n+2

C-bus); burst- and transparent- modes; notes 1 to 3.

FS1 = 0; FS0 = 1

YUV4:2:2

16-BIT WORDS

FS1 = 1; FS0 = 0

RGB 8-8-8

24-BIT WORDS

FS1 = 1; FS0 = 1

8-bit monochrome

16-BIT WORDS

n

n+2

n+1

n+3

n+4
n+5

Notes

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a and b = consecutive pixels; O/E = odd/even flag.

2. YUV 16-bit format: the keying signal α is defined only for YU time steps. The corresponding YV sample has also to
be keyed. The α signal in monochrome mode can be used only in the transparent mode (TTR = 1), in this case
Ya = Yb.

1

3. Data valid only when transparent mode active (bit TTR = 1) and VCLK pin connected to

⁄2LLC clock rate.

1996 Nov 04 30

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 12 VRAM port output formats for bits 31 to 16 (continued in Table 13)

2

EFE-bit = 0 and VOF-bit = 0 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

101010101010

VRO31 α Z α Z Ye7 Z Ye7 Z Ya7 Z Ya7 Z
VRO30 R4 Z R4 Z Ye6 Z Ye6 Z Ya6 Z Ya6 Z
VRO29 R3 Z R3 Z Ye5 Z Ye5 Z Ya5 Z Ya5 Z
VRO28 R2 Z R2 Z Ye4 Z Ye4 Z Ya4 Z Ya4 Z
VRO27 R1 Z R1 Z Ye3 Z Ye3 Z Ya3 Z Ya3 Z
VRO26 R0 Z R0 Z Ye2 Z Ye2 Z Ya2 Z Ya2 Z
VRO25 G4 Z G4 Z Ye1 Z Ye1 Z Ya1 Z Ya1 Z
VRO24 G3 Z G3 Z Ye0 Z Ye0 Z Ya0 Z Ya0 Z
VRO23 G2 Z G2 Z Ue7 Z Ue7 Z Yb7 Z Yb7 Z
VRO22 G1 Z G1 Z Ue6 Z Ue6 Z Yb6 Z Yb6 Z
VRO21 G0 Z G0 Z Ue5 Z Ue5 Z Yb5 Z Yb5 Z
VRO20 B4 Z B4 Z Ue4 Z Ue4 Z Yb4 Z Yb4 Z
VRO19 B3 Z B3 Z Ue3 Z Ue3 Z Yb3 Z Yb3 Z
VRO18 B2 Z B2 Z Ue2 Z Ue2 Z Yb2 Z Yb2 Z
VRO17 B1 Z B1 Z Ue1 Z Ue1 Z Yb1 Z Yb1 Z
VRO16 B0 Z B0 Z Ue0 Z Ue0 Z Yb0 Z Yb0 Z

RGB 5-5-5+α

16-BIT LONG WORD

n n+2 n n+2

C-bus); burst mode only; note 1.

VMUX

FS1 = 0; FS0 = 1

YUV4:2:2

16-BIT WORDS

FS1 = 1; FS0 = 1

8-bit monochrome

16-BIT WORDS

n

n+1

n+4
n+5

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a, b, c, d = consecutive pixels; Z = high-impedance (3-state).

1996 Nov 04 31

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 13 VRAM port output data formats for bits 15 to 0 (continued from Table 12)

2

EFE-bit = 0 and VOF-bit = 0 (controllable via I

FS1 = 0; FS0 = 0

PIXEL

OUTPUT

BIT

101010101010

VRO15 Z α Z α Z Yo7 Z Yo7 Z Yc7 Z Yc7
VRO14 Z R4 Z R4 Z Yo6 Z Yo6 Z Yc6 Z Yc6
VRO13 Z R3 Z R3 Z Yo5 Z Yo5 Z Yc5 Z Yc5
VRO12 Z R2 Z R2 Z Yo4 Z Yo4 Z Yc4 Z Yc4
VRO11 Z R1 Z R1 Z Yo3 Z Yo3 Z Yc3 Z Yc3
VRO10 Z R0 Z R0 Z Yo2 Z Yo2 Z Yc2 Z Yc2

VRO9 Z G4 Z G4 Z Yo1 Z Yo1 Z Yc1 Z Yc1
VRO8 Z G3 Z G3 Z Yo0 Z Yo0 Z Yc0 Z Yc0
VRO7 Z G2 Z G2 Z Ve7 Z Ve7 Z Yd7 Z Yd7
VRO6 Z G1 Z G1 Z Ve6 Z Ve6 Z Yd6 Z Yd6
VRO5 Z G0 Z G0 Z Ve5 Z Ve5 Z Yd5 Z Yd5
VRO4 Z B4 Z B4 Z Ve4 Z Ve4 Z Yd4 Z Yd4
VRO3 Z B3 Z B3 Z Ve3 Z Ve3 Z Yd3 Z Yd3
VRO2 Z B2 Z B2 Z Ve2 Z Ve2 Z Yd2 Z Yd2
VRO1 Z B1 Z B1 Z Ve1 Z Ve1 Z Yd1 Z Yd1
VRO0 Z B0 Z B0 Z Ve0 Z Ve0 Z Yd0 Z Yd0

RGB 5-5-5+α

16-BIT LONG WORD

n+1 n+3 n+1 n+3

C-bus); burst mode only; note 1.

VMUX

FS1 = 0; FS0 = 1

YUV4:2:2

16-BIT WORDS

FS1 = 1; FS0 = 1

8-bit monochrome

16-BIT WORDS

n+2
n+3

n+6
n+7

Note

1. α = keying bit; R, G, B, Y, U and V = digital signals; e = even pixel number; o = odd pixel number;
a, b, c, d = consecutive pixels; Z = high-impedance (3-state).

1996 Nov 04 32

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

PIXCLK

1/2LLC

FIFO

memory

filling level

HFL

VCLK

VOE

VRO(n)

(1) Minimum 8 words available in FIFO.
(2) Maximum 32LLC (16PIXCLK).
(3) 1 transfer cycle (8 VCLK cycles).

78988766544

note 1

note 2

SAA7196

note 3

701234567

MHA393

Fig.13 Output port transfer to VRAM at 32-bit data format without scaling. If VCLK cycles occur at VOE = HIGH,

the FIFO register is unchanged, but the outputs VRO31 to VRO0 remain in 3-state position.

handbook, full pagewidth

internal

signal

HFL

INCADR

line n

active

video

line n + 1

last half-full request for line n

64LLC

64LLC

10LLC

vertical reset pulse

vertical blanking

(1)

min. set-up time

(1)

line increment seqence

MHA394

(1) Only available for interlaced processing at the beginning of an odd field.

Fig.14 Vertical reset timing to the VRAM.

1996 Nov 04 33

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

internal

signal

HFL

INCADR

line n

active
video

line n + 1

last half-full request for line n first half-full request for line n + 1

6LLC

64LLC

6LLC

64LLC

2LLC
10LLC

horizontal blanking

(1)

(1)

line increment (VRAM)

SAA7196

active

video

minimum set-up time

MHA395

(1) Pulse only at interlace scan.

handbook, full pagewidth

VS

line qualifier

LNQ

VGT

Fig.15 Horizontal increment timing to the VRAM.

HGT = GTH x LNQ

ACTIVE VIDEO WINDOW

SCALING WINDOW

field/frame

LNQ

HRF
GTH
PXQ

line

Fig.16 Reference signals for scaling window.

1996 Nov 04 34

MHA396

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

EXTERNAL RESET,

VERTICAL SYNC

DETECTED

COEFFICIENT UPDATE

VPE = 0

yes

VPE = 1

SAA7196

no

no

SET SCALING ACTIVE

IN CONTROL STAGE

DO VERTICAL RESET

yes

VERTICAL SYNC

DETECTED

yes

CURRENT

LINE IN ACTIVE

REGION

PROCESS A LINE

yes

no

no

SET BYPASS MODE

IN CONTROL STAGE

CURRENT

LINE IN BYPASS

REGION

yes

no

MHA397

Fig.17 Operation cycle.

1996 Nov 04 35

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

7.4.11 FIELD PROCESSING
The phase of the field sequence (odd/even dependent on

inputs HREF and VS) is detected by means of the falling
edge of VS. The current field phase is reported in the
status byte by bit OEF (see Table 14). Bit OEF can be
stable 0 or 1 for non-interlaced input frames or
non-standard input signals VS and/or HREF (nominal
condition for VS and HREF; SAA7196 with active vertical
noise limiter). A free-running odd/even flag is generated
for internal field processing if the detection reports a stable
bit OEF. Bit POE (subaddress 0B) can be used to change
the polarity of the internal flag (in case of non-standard VS
and HREF signals) to control the phase of the free-running
flag and to compensate mis-detections. Thus, the
SAA7196 can be used under various VS/HREF timing
conditions.

The SAA7196 operates on fields. To support progressive
displays and to avoid movement blurring and artifacts,
the circuit can process both or single fields of interlaced or
non-interlaced input data. Therefore the OF bits can be
used. Bits OF1 and OF0 (see Table 30) determine the
INCADR/HFL generation in ‘data burst transfer mode’.
One of the fields (odd or even) is ignored when OF1 = 1;
then no line increment sequence (INCADR/HFL) is
generated, the vertical reset pulse is only generated.

With OF1 = OF0 = 0 the circuit supports correct interlaced
data storage (see section 7.4.10.1).

7.4.12 O
The operation is synchronized by the input field. The cycle

is specified in the flow chart (see Fig.17).
The circuit is inactive after power-on reset, VPE = 0 and

the FIFO control is set ‘empty’. The internal control
registers are updated with the falling edge of the VS signal.
The circuit is switched active and waits for a transmission
of VS and a vertical reset sequence to the memory
controller. Afterwards, the scaler waits for the beginning of
a scaling or bypass region. If the active scaling region
begins, while the bypass region is active, the bypass
region is interrupted. If a vertical sync appears, the
processing of the current line is finished. Then, the scaler
performs a coefficient update and generates a new vertical
reset (if it is still active).

PERATION CYCLE

SAA7196

Line processing starts when a line is decided to be active,
the circuit starts to scale it. Active pixels are loaded into the
FIFO register. An HFL flag is generated to initialize a data
transfer when eight words are completed. The end of a line
is reached when the programmed pixel number is
processed or when a horizontal sync pulse occurs. If there
are pixels in the FIFO register, it is filled up until it is half-full
to cause a data transfer. Horizontal increment pulses are
transmitted after this data transfer.

The scaler part will always wait for the HREF/VS pulse
before the line increment/vertical reset sequence is
performed.

After each line/field, the FIFO control is set to empty when
the increment/vertical reset pulses are transmitted.
No additional actions are necessary if the memory
controller has ignored the HFL signal. There is no need to
handle over-/underflow of the FIFO register.

7.5 Power-on reset

Power-on reset is activated at power-on or when the
supply voltage decreases below 3.5 V. The indicator
output

RES is LOW for a time. The RES signal can be

applied to reset other circuits of the digital TV system.

• Bits VTRC and SSTB in subaddress ‘0DH’ are set to
zero

• All bits in subaddress ‘0EH’ are set to zero

• The FIFO register contents are undefined

• Outputs VRO, YUV, CREFB, LLCB, HREF, HS and VS

are set to 3-state

• Output INCADR = HIGH

• Output HFL = LOW until bit VPE is set to ‘1’

• Subaddress ‘30’ is set to 00H and bit VPE in subaddress

‘20H’ is set to zero (see Table 29).

1996 Nov 04 36

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

8 PROGRAMMING MODEL

2

8.1 I

S

Notes

1. START condition.

2. 0100 000X (I

3. Acknowledge, generated by the slave.

4. Subaddress byte (see Tables 16 to 30); if more than 1 byte data is transmitted, auto-increment of the subaddress is

5. DATA byte (see Tables 16 to 30).

6. STOP condition.

C-bus format

(1)

SLAVE ADDRESS

2

CSA = LOW) or 0100 001X (I2CSA = HIGH); X = read/write control bit

(2)

(3)

A

SUBADDRESS

(4)

(3)

A

DATA0

(5)A(3)

DATAn

[X = 0: order to write (the circuit is slave receiver); X = 1: order to read (the circuit is slave transmitter)].

performed.

(5)A(3)P(6)

1996 Nov 04 37

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

8.2 I2C-bus status information

2

Table 14 I

Status byte 0 (transmitted after
RES = 0 or at SSTB = 0)

Status byte 1 (transmitted at
SSTB = 1)

Table 15 Function of status bits; note 1

DIR state of input DIR (pin 95): direction control of expansion port YUV

OEF identification of field sequence dependent on HREF and VS

SVP state of VRAM port (state of, bit VPE cleared by

STTC horizontal time constant information (for future application with logical comb-filter only)

HLCK horizontal PLL information

FIDT field information

ALTD line alternation

CODE colour information

X for future enhancements, do not evaluate

C-bus status byte (X in address byte = 1; 41H at I2CSA = LOW or 43H at I2CSA = HIGH); see Table 15

DATA

FUNCTION

D7 D6 D5 D4 D3 D2 D1 D0

ID3 ID2 ID1 ID0 DIR X OEF SVP

STTC HLCK FIDT X X X ALTD CODE

BIT FUNCTION

DIR = 0: the scaler uses internal source (decoder output)
DIR = 1: the scaler uses external data of expansion bus

0 = even field detected
1 = odd field detected

RES)
0 = inputs HFL and INCADR inactive
1 = inputs HFL and INCADR active

0 = TV time constant (slow)
1 = VCR time constant (fast)

0 = HPLL locked
1 = HPLL unlocked

0 = 50 Hz system detected
1 = 60 Hz system detected

0 = no line alternating colour burst detected
1 = line alternating colour burst detected (PAL or SECAM)

0 = no colour detected
1 = colour detected

Note

1. Software model of SAA7196 compatible with ID3 to ID0 = 0; version V0 (first version).

1996 Nov 04 38

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

8.3 Decoder part

2

Table 16 I

FUNCTION SUBADDRESS

Increment delay 00 IDEL7 IDEL6 IDEL5 IDEL4 IDEL3 IDEL2 IDEL1 IDEL0
H-sync begin; 50 Hz 01 HSYB7 HSYB6 HSYB5 HSYB4 HSYB3 HSYB2 HSYB1 HSYB0
H-sync stop; 50 Hz 02 HSYS7 HSYS6 HSYS5 HSYS4 HSYS3 HSYS2 HSYS1 HSYS0
H-clamp begin; 50 Hz 03 HCLB7 HCLB6 HCLB5 HCLB4 HCLB3 HCLB2 HCLB1 HCLB0
H-clamp stop; 50 Hz 04 HCLS7 HCLS6 HCLS5 HCLS4 HCLS3 HCLS2 HCLS1 HCLS0
H-sync after PHI1; 50 Hz 05 HPHI7 HPHI6 HPHI5 HPHI4 HPHI3 HPHI2 HPHI1 HPHI0
Luminance control 06 BYPS PREF BPSS1 BPSS0 CORI1 CORI0 APER1 APER0
Hue control 07 HUEC7 HUEC6 HUEC5 HUEC4 HUEC3 HUEC2 HUEC1 HUEC0
Colour-killer QUAM 08 CKTQ4 CKTQ3 CKTQ2 CKTQ1 CKTQ0 0 0 0
Colour-killer SECAM 09 CKTS4 CKTS3 CKTS2 CKTS1 CKTS0 0 0 0
PAL switch sensitivity 0A PLSE7 PLSE6 PLSE5 PLSE4 PLSE3 PLSE2 PLSE1 PLSE0
SECAM switch sensitivity 0B SESE7 SESE6 SESE5 SESE4 SESE3 SESE2 SESE1 SESE0
Chroma gain control 0C COLO LFIS1 LFIS0 00000
Standard/mode control 0D VTRC 0 0 0 RTSE HRMV SSTB SECS
I/O and clock control 0E HPLL 0 OECL OEHV OEYC CHRS GPSW2 GPSW1
Control #1 0F AUFD FSEL SXCR SCEN 0 YDEL2 YDEL1 YDEL0
Control #2 10 00000HRFS VNOI1 VNOI0
Chroma gain reference 11 CHCV7 CHCV6 CHCV5 CHCV4 CHCV3 CHCV2 CHCV1 CHCV0
Chroma saturation 12 0 SATN6 SATN5 SATN4 SATN3 SATN2 SATN1 SATN0
Luminance contrast 13 0 CONT6 CONT5 CONT4 CONT3 CONT2 CONT1 CONT0
H-sync begin; 60 Hz 14 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7
H-sync stop; 60 Hz 15 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7 HS6B7
H-clamp begin; 60 Hz 16 HC6B7 HC6B7 HC6B7 HC6B7 HC6B7 HC6B7 HC6B7 HC6B7
H-clamp stop; 60 Hz 17 HC6S7 HC6S7 HC6S7 HC6S7 HC6S7 HC6S7 HC6S7 HC6S7
H-sync after PHI1: 60 Hz 18 HP6I7 HP6I6 HP6I5 HP6I4 HP6I3 HP6I2 HP6I1 HP6I0
Luminance brightness 19 BRIG7 BRIG6 BRIG5 BRIG4 BRIG3 BRIG2 BRIG1 BRIG0
Reserved 1A

C-bus decoder control; subaddress and data bytes for writing (X in address byte = 0; 40H at I2CSA = LOW

2

or 42H at I

CSA = HIGH)

DATA

D7 D6 D5 D4 D3 D2 D1 D0

00000000

to

1F

DF

(1)

Note

1. Default register contents to be filled in by hand.

1996 Nov 04 39

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 17 Function of the register bits of Table 16 for subaddresses ‘00’ to ‘19’

SUBADDRESS DESCRIPTION

IDEL7 to IDEL0
‘00’

HSYB7 to HSYB0
‘01’

HSYS7 to HSYS0
‘02’

HCLB7 to HCLB0
‘03’

HCLS7 to HCLS0
‘04’

HPHI7 to HPHI0
‘05’

BYPS
‘06’

PREF
‘06’

BPSS1 to BPSS0
‘06’

CORI1 to CORI0
‘06’

APER1 and APER0
‘06’

HUE7 to HUE0
‘07’

Increment delay time (dependent on application), step size = 4/LLC. The delay time is
selectable from −4/LLC (−1 decimal multiplier) to −1024/LLC (−256 decimal multiplier) equals
data FFH to 00H. A sign-bit, designated A08 and internally set HIGH, indicates always
negative values.

The maximum delay time in 60 Hz systems is −780 equally to 3DH; the maximum delay time
in 50 Hz systems is −944 equally to 14H.

Different processing times in the chrominance channel and the clock generation could result
in phase errors in the chrominance processing by transients in clock frequency.

An adjustable delay (IDEL) is necessary if the processing time in the clock generation is
unknown (the horizontal PLL does not operate if the maximum delays are exceeded;
the system clock frequency is set to a value of the last update and is within ±7.1% of nominal
frequency).

Horizontal sync begin for 50 Hz, step size = 2/LLC. The delay time is selectable from

−382/LLC (+191 decimal multiplier) to +128/LLC (−64 decimal multiplier) and equals data
BFH to C0H. Two’s complement numbers with ‘hidden’ sign-bit. The sign-bit is generated
internally by evaluating the MSB and the MSB-1 bits.

Horizontal sync stop for 50 Hz, step size = 2/LLC. The delay time is selectable from −382/LLC
(+191 decimal multiplier) to +128/LLC (−64 decimal multiplier) equals data BFH to C0H. T wo’s
complement numbers with ‘hidden’ sign-bit. The sign-bit is generated internally by evaluating
the MSB and the MSB-1 bits.

Horizontal clamp start for 50 Hz, step size = 2/LLC. The delay time is selectable from

−254/LLC (+127 decimal multiplier) to +256/LLC (−128 decimal multiplier) equals data
7FH to 80H.

Horizontal clamp stop for 50 Hz, step size = 2/LLC. The delay time is selectable from

−254/LLC (+127 decimal multiplier) to +256/LLC (−128 decimal multiplier) equals data
7FH to 80H.

Horizontal sync start after PHI1 for 50 Hz, step size = 8/LLC. The delay time is selectable
from −32 to +31.7 µs (+118 to −118 decimal multiplier) equals data 75H to 8AH .
Forbidden, outside available central counter range, are +127 to +118 decimal multiplier
equals data 7EH to 76H as well as −119 to −128 decimal multiplier equals data 89H to 80H.

input mode select bit

0 = CVBS mode (chrominance trap active)
1 = S-Video mode (chrominance trap bypassed)

use of prefilter

0 = prefilter off (bypassed)
1 = prefilter on; PREF may be used if chrominance trap is active

Aperture band-pass to select different characteristics with maximums (0.2 to 0.3 × LLC/2);
see Table 18 and Figs 19 to 28.

Coring range for high frequency components according to 8-bit luminance; see Table 19 and
Fig.18.

Aperture band-pass filter weights high frequency components of luminance signal; see
Table 20 and Figs 19 to 28.

Hue control from +178.6° to −180.0° equals data bytes 7FH to 80H; 0° equals 00.

SAA7196

1996 Nov 04 40

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

SUBADDRESS DESCRIPTION

CKTQ4 to CKTQ0
‘08’

CKTS4 to CKTS0
‘09’

PLSE7 to PLSE0
‘0A’

SESE7 to SESE0
‘0B’

COLO
‘0C’

LFIS1 to LFIS0
‘0C’

VTRC
‘0D’

RTSE
‘0D’

HRMV
‘0D’

SSTB status byte select

SECS
‘0D’

HPLL
‘0E’

OECL
‘0E’

OEHV
‘0E’

OEYC
‘0E’

Colour-killer threshold QAM (PAL, NTSC) from approximately −30 dB to −18 dB equals data
bytes F8H to 07H.

Colour-killer threshold SECAM from approximately −30 dB to −18 dB equals data bytes
F8H to 07H.

PAL switch sensitivity from LOW to HIGH (HIGH means immediate sequence correction)
equals FFH to 00H, MEDIUM equals 80.

SECAM switch sensitivity from LOW to HIGH (HIGH means immediate sequence correction)
equals FFH to 00H, MEDIUM equals 80.

colour-on bit

0 = automatic colour-killer
1 = forced colour-on

Automatic gain control (AGC filter); see Table 21.

VTR/TV mode bit

0 = TV mode
1 = VTR mode

real time output mode select bit

0 = PLIN switched to output RTS1 (pin 34); ODD switched to RTS0 (pin 35)
1 = HL switched to output RTS1 (pin 34); VL switched to RTS0 (pin 35)

HREF position select

0 = default
1 = HREF is 8 × LLC2 clocks earlier

0 = status byte 0 is selected
1 = status byte 1 is selected

SECAM mode bit

0 = other standards
1 = SECAM

horizontal clock PLL

0 = PLL closed
1 = PLL open and horizontal frequency fixed

select internal/external clock source

0 = LLCB and CREFB are inputs
1 = LLCB and CREFB are outputs

output enable of horizontal/vertical sync

0 = HS, HREF and VS pins are inputs (outputs high-impedance)
1 = HS, HREF and VS pins are outputs

data output YUV15 to YUV0 enable

0 = data pins are inputs
1 = data pins are controlled by DIR (pin 95)

SAA7196

1996 Nov 04 41

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

SUBADDRESS DESCRIPTION

CHRS
‘0E’

GPSW2 and GPSW1
‘0E’

AUFD
‘0F’

FSEL
‘0F’

SXCR
‘0F’

SCEN
‘0F’

YDEL2 to YDEL0
‘0F’

HRFS
‘10’

VNOI1 to VNOI0
‘10’

CHCV7 to CHCV0
‘11’

SATN6 to SATN0
‘12’

CONT6 to CONT0
‘13’

HS6B7 to HS6B0
‘14’

HS6S7 to HS6S0
‘15’

HC6B7 to HC6B0
‘16’

S-VHS bit (chrominance from CVBS or from chrominance input)

0 = controlled by bit BYPS (subaddress 06)
1 = chrominance from chrominance input CHR7 to CHR0

general purpose switches; see Table 22

automatic field detection

0 = field selection by bit FSEL
1 = automatic field detection by SAA7196

field select (bit AUFD = 0)

0 = 50 Hz (625 lines)
1 = 60 Hz (525 lines)

SECAM cross-colour reduction

0 = reduction off
1 = reduction on

enable sync and clamping pulse

0 = HSY and HCL outputs HIGH (pins 25 and 26)
1 = HSY and HCL outputs active

luminance delay compensation; see Table 23

select HREF position

0 = normal, HREF is matched to YUV output on expansion port
1 = HREF is matched to CVBS input port

vertical noise reduction; see Table 24

chrominance gain control (nominal values) for QAM-modulated input signals, effects UV
output amplitude (SECAM with fixed gain); see Table 25

chrominance saturation control for VRAM port; see Table 26

luminance contrast control for VRAM port; see Table 27

Horizontal sync begin for 60 Hz, step size = 2/LLC. The delay time is selectable from

−382/LLC (+191 decimal multiplier) to +128/LLC (−64 decimal multiplier) equals data
BFH to C0H. Two’s complement numbers with ‘hidden’ sign-bit. The sign-bit is generated
internally by evaluating the MSB and the MSB-1 bits.

Horizontal sync stop for 60 Hz, step size = 2/LLC. The delay time is selectable from −382/LLC
(+191 decimal multiplier) to +128/LLC (−64 decimal multiplier) equals data BFH to C0H. T wo’s
complement numbers with ‘hidden’ sign-bit. The sign-bit is generated internally by evaluating
the MSB and the MSB-1 bits.

Horizontal clamp begin for 60 Hz, step size = 2/LLC. The delay time is selectable from

−254/LLC (+127 decimal multiplier) to +256/LLC (−128 decimal multiplier) and equals data
7FH to 80H.

SAA7196

1996 Nov 04 42

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SUBADDRESS DESCRIPTION

HC6S7 to HC6S0
‘17’

HP6I7 to HP6I0
‘18’

BRIG7 to BRIG0
‘19’

Table 18 Aperture band-pass to select different characteristics with maximums (0.2 to 0.3 ×1⁄2LLC); for characteristics

see Figs 19 to 28

Horizontal clamp stop for 60 Hz, step size = 2/LLC. The delay time is selectable from

−254/LLC (+127 decimal multiplier) to +256/LLC (−128 decimal multiplier) equals data
7FH to 80H.

Horizontal sync start after PHI1 for 60 Hz, step size = 8/LLC. The delay time is selectable
from −32 to +31.7 µs (+97 to −97 decimal multiplier) equals data 61H to 9FH.
Forbidden, outside available central counter range, are +127 to +98 decimal multiplier equals
data 7EH to 62H as well as −98 to −128 decimal multiplier equals data 9EH to 80H.

luminance brightness control for VRAM port; see Table 28

BIT

BPSS1 BPSS0

00
01
10
11

Table 19 Coring range for high frequency components according to 8-bit luminance

BIT

CORI1 CORI0

0 0 coring off
01±1 LSB of 8-bit
10±2 LSB of 8-bit
11±3 LSB of 8-bit

Table 20 Aperture band-pass filter weights high frequency components of luminance signal; for characteristics see

Figs 19 to 28

BIT

APER1 APER0

000
0 1 0.25
1 0 0.5
111

CORING

FACTOR

1996 Nov 04 43

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 21 Automatic gain control (AGC filter)

BIT

LFIS1 LFIS0

0 0 slow
0 1 medium
1 0 fast
1 1 actual gain stored

Table 22 General purpose switches

BIT

GPSW2 (PIN 32) GPSW1 (PIN 33)

0 0 use is dependent on application
01
10
11

SAA7196

LOOP FILTER TIME CONSTANT

(for test purposes only)

SET PORT OUTPUT PINS

Table 23 Luminance delay compensation

BIT

YDEL2 YDEL1 YDEL0

0000×2/LCC
001+1×2/LCC
010+2×2/LCC
011+3×2/LCC
100−4×2/LCC
101−3×2/LCC
110−2×2/LCC
111−1×2/LCC

Note

1. Step size = 2/LCC = 67.8 ns for 50 Hz and 81.5 ns for 60 Hz.

DELAY

(1)

1996 Nov 04 44

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 24 Vertical noise reduction

BIT

MODE

VNOI1 VNOI0

0 0 normal
0 1 searching window
1 0 free-running mode
1 1 vertical noise reduction bypassed

Table 25 Chrominance gain control; note 1

BIT

GAIN

D7 D6 D5 D4 D3 D2 D1 D0

1 1 1 1 1 1 1 1 maximum gain

........ to

0 1 0 1 1 0 0 1 CCIR level for PAL

........ to

0 0 1 0 1 1 0 0 CCIR level for NTSC

........ to

0 0 0 0 0 0 0 0 minimum gain

SAA7196

Note

1. Default programmed values dependent on application.

1996 Nov 04 45

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

Table 26 Chrominance saturation control for VRAM port

BIT

D7 D6 D5 D4 D3 D2 D1 D0

0 1 1 1 1 1 1 1 1.999 (maximum saturation)

........ to

0 1 0 0 0 0 0 0 1 (CCIR level)

........ to

0 0 0 0 0 0 0 0 0 (colour off)

Table 27 Luminance contrast control for VRAM port

BIT

D7 D6 D5 D4 D3 D2 D1 D0

0 1 1 1 1 1 1 1 1.999 (maximum contrast)

........ to

0 1 0 0 0 0 0 0 1 (CCIR level)

........ to

0 0 0 0 0 0 0 0 0 (luminance off)

GAIN

GAIN

Table 28 Luminance brightness control for VRAM port

BIT

D7 D6 D5 D4 D3 D2 D1 D0

1 1 1 1 1 1 1 1 255 (bright)

........ to

1 0 0 0 0 0 0 0 128 (CCIR level)

........ to

0 0 0 0 0 0 0 0 0 (dark)

GAIN

1996 Nov 04 46

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

+64

handbook, halfpage

bits

+32

0

−32

−64

(1)

−64 +64−32 +32

(3)

(2)

0

SAA7196

MHA400

(1)

(2)

(3)

bits

The tresholds are related to the 13-bit word width in the luminance processing part and influence the 1LSB to 3LSB (Y0 to Y2) with respect to the 8-bit
luminance output).

(1) CORI1 = 1; CORI0 = 1
(2) CORI1 = 1; CORI0 = 0
(3) CORI1 = 0; CORI0 = 1

Fig.18 Coring function adjustment by subaddress 06 to affect the band filter output signal.

1996 Nov 04 47

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(3)

(4)

(1)

(2)

245

SAA7196

MHA398

(1) (2)

(4)

(3)

fY (MHz)

6

(2) 53H. (3) 63H. (4) 73H.(1) 43H.

Fig.19 Luminance control in 50 Hz/CVBS mode controllable by subaddress byte 06; pre-filter on and coring off;

maximum aperture band-pass filter characteristic.

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(5)

(4)

(2)

245

(3)

(3)

(2)

(5)

(1)

(1)

MHA399

(4)

fY (MHz)

6

(1) 40H. (2) 41H. (3) 42H. (4) 61H. (5) 62H.

Fig.20 Luminance control in 50 Hz/CVBS mode controllable by subaddress byte 06; pre-filter on and coring off;

other aperture band-pass filter characteristic.

1996 Nov 04 48

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(4) (5)

(3)

245

SAA7196

MHA401

(2)

(2)

(1)

(3)

(4)

fY (MHz)

(5)

(1)

6

(1) 00H. (2) 03H. (3) 13H. (4) 23H. (5) 33H.

Fig.21 Luminance control in 50 Hz/CVBS mode controllable by subaddress byte 06; pre-filter off and coring off;

maximum aperture band-pass filter characteristic.

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(4)

(3)

(1) (2)

(2)

(1)

(4)(3)

245

MHA402

fY (MHz)

6

(1) 43H. (2) 53H. (3) 63H.

(4) 73H.

Fig.22 Luminance control in 60 Hz/CVBS mode controllable by subaddress byte 06; pre-filter on and coring off;

maximum aperture band-pass filter characteristics.

1996 Nov 04 49

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(5)

(4)

(2)

(1)

245

SAA7196

MHA403

(3)

(2)

(5)

(1)

(4)

(3)

fY (MHz)

6

(1) 40H. (2) 41H. (3) 42H. (4) 61H. (5) 62H.

Fig.23 Luminance control in 60 Hz/CVBS mode controllable by subaddress byte 06; pre-filter on and coring off;

other aperture band-pass filter characteristics.

18

handbook, full pagewidth

V

Y

(dB)

12

6

0

−6

−12

−18

−24

−30

01 3

(4) (5)

(3)

(2)

(1)

245

(2)

(5)

(4)

(1)

MHA404

(3)

fY (MHz)

6

(1) 00H. (2) 03H. (3) 13H. (4) 23H. (5) 33H.

Fig.24 Luminance control in 60 Hz/CVBS mode controllable by subaddress byte 06; pre-filter off and coring off;

maximum and minimum aperture band-pass filter characteristics.

1996 Nov 04 50

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

18

handbook, halfpage

V

Y

(dB)

12

6

0

−6

−12

−18

0

(1) 80H. (2) 81H. (3) 82H. (4) 83H.

24 8

(2)

MHA405

(3)(4)

(1)

6

f

(MHz)

Y

18

handbook, halfpage

V

Y

(dB)

12

6

0

−6

−12

−18

0

(1) C0H. (2) C1H. (3) C2H. (4) C3H.

24 8

(4)

(2)

SAA7196

MHA406

(3)

(1)

6

f

(MHz)

Y

Fig.25 Luminance control in 50 Hz/S-VHS mode

controllable by subaddress byte 06;
pre-filter off and coring off; different
aperture band-pass filter characteristics.

18

handbook, halfpage

V

Y

(dB)

12

6

0

−6

−12

−18

0

(4)

(2)

24 8

MHA407

(3)

(1)

6

f

(MHz)

Y

Fig.26 Luminance control in 50 Hz/S-VHS mode

controllable by subaddress byte 06;
pre-filter on and coring off; different
aperture band-pass filter characteristics.

(3)

6

f

Y

MHA408

(MHz)

18

handbook, halfpage

V

Y

(dB)

12

6

0

−6

−12

−18

0

(4)

(2)

(1)

24 8

(1) 80H. (2) 81H. (3) 82H. (4) 83H.

Fig.27 Luminance control in 60 Hz/S-VHS mode

controllable by subaddress byte 06;
pre-filter off and coring off; different
aperture band-pass filter characteristics.

1996 Nov 04 51

(1) C0H. (2) C1H. (3) C2H. (4) C3H.

Fig.28 Luminance control in 60 Hz/S-VHS mode

controllable by subaddress byte 06;
pre-filter on and coring off; different
aperture band-pass filter characteristics.

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

8.4 Scaler part

2

Table 29 I

Formats and sequence 20 RTB OF1 OF0 VPE LW1 LW0 FS1 FS0
Output data pixel/line
Input data pixel/line
Horizontal window start
Horizontal filter 24 HF2 HF1 HF0 XO8 XS9 XS8 XD9 XD8
Output data lines/field
Input data lines/field
Vertical window start
AFS/vertical Y processing 28 AFS VP1 VP0 YO8 YS9 YS8 YD9 YD8
Vertical bypass start
Vertical bypass count

Chroma keying

lower limit for V 2C VL7 VL6 VL5 VL4 VL3 VL2 VL1 VL0
upper limit for V 2D VU7 VU6 VU5 VU4 VU3 VU2 VU1 VU0
lower limit for U 2E UL7 UL6 UL5 UL4 UL3 UL2 UL1 UL0

upper limit for U 2F UU7 UU6 UU5 UU4 UU3 UU2 UU1 UU0
Data path setting
Unused 31

C-bus scaler control; subaddress and data bytes for writing

FUNCTION SUBADDRESS

D7 D6 D5 D4 D3 D2 D1 D0

(2)

(2)

(2)

(3)

(3)

(3)

(4)

(4)

21 XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0
22 XS7 XS6 XS5 XS4 XS3 XS2 XS1 XS0
23 XO7 XO6 XO5 XO4 XO3 XO2 XO1 XO0

25 YD7 YD6 YD5 YD4 YD3 YD2 YD1 YD0
26 YS7 YS6 YS5 YS4 YS3 YS2 YS1 YS0
27 YO7 YO6 YO5 YO4 YO3 YO2 YO1 YO0

29 VS7 VS6 VS5 VS4 VS3 VS2 VS1 VS0
2A VC7 VC6 VC5 VC4 VC3 VC2 VC1 VC0
2B 0 0 0 VS8 0 VC8 0 POE

(5)

30 VOF AFG LLV MCT QPL QPP TTR EFE

to

3F

DATA

DF

(1)

Notes

1. Default register contents to be filled in by hand.

2. Continued in ‘24’.

3. Continued in ‘28’.

4. Continued in ‘2B’.

5. Data representation, transfer mode and adaptivity.

1996 Nov 04 52

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 30 Function of the register bits of Table 29 for subaddresses ‘20’ to ‘30’

SUBADDRESS DESCRIPTION

RTB
‘20’

OF1 to OF0 set output field mode; see Table 31
VPE VRAM port outputs enable

LW1 to LW0
‘20’

FS1 to FS0 FIFO output register format select (bit EFE see ‘30’); see Table 34
XD9 to XD0

‘21 and 24’
XS9 to XS0

‘22 and 24’

XO8 to XO0
‘23 and 24’

HF2 to HF0
‘24’

YD9 to YD0
‘25 and 28’

YS9 to YS0
‘26 and 28’

YO8 to YO0
‘27 and 28’

AFS
‘28’

VP1 to VP0 vertical luminance data processing; see Table36
VS8 to VS0

‘29 and 2B’

ROM table bypass switch

0 = anti-gamma ROM active
1 = table is bypassed

0 = HFL and INCADR inactive (HFL = LOW, INCADR = HIGH); VRO outputs in 3-state
1 = HFL and INCADR enabled; VRO outputs dependent on

first pixel position in VRO data

FS1 = 0; FS0 = 0 (RGB) and FS1 = 0; FS0 = 1 (YUV); see Table 32
FS1 = 1; FS0 = 1 (monochrome); see Table 33

pixel number per line (straight binary) on output (VRO): 00 0000 0000 to 11 1111 1111
(number of XS pixels as a maximum; take care of vertical processing)

pixel number per line (straight binary) on inputs (YIN and UVIN):
00 0000 0000 to 11 1111 1111 (number of input pixels per line as a maximum; take care of
vertical processing)

Horizontal start position (straight binary) of scaling window (take care of active pixel number
per line): start with the 1st pixel after HREF rise = 0 0000 0011to 1 1111 1111 (003 to 1FF).
Window start and window end may be cut by internal delay compensated HREF = 0 phase.

Horizontal decimation filter; the filter coefficients are related to the luminance path. The filter
coefficient may differ from upper table when a combination with vertical Y processing and
adaptive modes are provided. See Table 35.

line number per output field (straight binary):
00 0000 0000 to 11 1111 1111 (number of YS lines as a maximum)

line number per input field (straight binary)

00 0000 0000 for 0 line
11 1111 1111 for 1023 lines (maximum = number of lines/field − 3)

Vertical start of scaling window [take care of active line number per field (straight binary);
window start and window end may be cut by the external VS signal]

0 0000 0000; start with 3rd line after the rising slope of VS
0 0000 0011; start with 1st line after the falling slope of nominal VS (7151B, 7191B input)
1 1111 1111; 511 + 3 lines after the rising slope of VS (maximum value)

adaptive filter switch

0 = off; use VP1, VP0 and HF2 to HF0 bits
1 = on; filter characteristics are selected by the scaler

vertical bypass start, sets begin of the bypass region (straight binary); scaling region overrides
bypass region (YO bits)

0 0000 0000; start with 3rd line after the rising slope of VS
0 0000 0011; start with 1st line after the falling slope of nominal VS (7151B, 7191B input)
1 1111 1111; 511 + 3 lines after the rising slope of VS (maximum value)

VOE

SAA7196

1996 Nov 04 53

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

VC8 to VC0
‘29 and 2B’

POE polarity, internally detected odd/even flag O/E

VL7 to VL0
‘2C’

VU7 to VU0
‘2D’

UL7 to UL0
‘2E’

UU7 to UU0
‘2F’

VOF
‘30’

AFG adoptive geometrical filter

LLV luminance limiting value

MCT monochrome and two’s complement output data select

QPL line qualifier polarity flag

vertical bypass count, sets length of bypass region (straight binary)

0 0000 0000; 0 line length
1 1111 1111; 511 lines length (maximum = number of lines/field − 3)

0 = flag unchanged
1 = flag inverted

set lower limit V for colour-keying (8-bit; two’s complement)

1000 0000; as maximum negative value = −128 signal level
0000 0000; limit = 0
0111 1111; as maximum positive value = +127 signal level

set upper limit V for colour-keying (8-bit; two’s complement)

1000 0000; as maximum negative value = −128 signal level
0000 0000; limit = 0
0111 1111; as maximum positive value = +127 signal level

set lower limit V for colour-keying (8-bit; two’s complement)

1000 0000; as maximum negative value = −128 signal level
0000 0000; limit = 0
0111 1111; as maximum positive value = +127 signal level

set upper limit V for colour-keying (8-bit; two’s complement)

1000 0000; as maximum negative value = −128 signal level
0000 0000; limit = 0
0111 1111; as maximum positive value = +127 signal level

VRAM bus output format

0 = enabling of 32 to 16-bit multiplexing via VMUX (pin 46)
1 = disabling of 32 to 16-bit multiplexing via VMUX (pin 46)

0 = linear H and V data processing
1 = approximated geometrical H and V interpolation (improved scaling accuracy of

luminance)

0 = amplitude range between 1 and 254
1 = amplitude range between 16 and 235, suitable for monochrome and YUV modes

0 = inverse gray scale luminance (if gray scale is selected by FIS bits) or straight binary U,
V data output

1 = non-inverse monochrome luminance (if gray scale is selected by FS bits) or two’s
complement U, V data output

0 = LNQ is active-LOW (pin 52)
1 = LNQ is active-HIGH

SAA7196

1996 Nov 04 54

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

QPP pixel qualifier polarity flag

0 = PXQ is active-LOW (pin 51)
1 = PXQ is active-HIGH

TTR transparent data transfer

0 = normal operation (VRAM data burst transfer)
1 = FIFO register transparent

EFE extended formats enable bit (see FS bits in subaddress ‘20’)

0 = 32-bit long word output formats
1 = extended output formats (‘one pixel a time’)

Table 31 Set output field mode

BIT

OF1 OF0

0 0 both fields for interlaced storage
0 1 both fields for non-interlaced storage
1 0 odd fields only (even fields ignored)

for non-interlaced storage

1 1 even fields only (odd fields ignored)

for non-interlaced storage

SAA7196

MODE

Table 32 First pixel position in VRO data for FS1 = 0; FS0 = 0 (RGB) and FS1 = 0; FS0 = 1 (YUV)

LW1 LW0 31 to 24 23 to 16 15 to 8 7 to 0 CONDITIONS

0 0 pixel 0 pixel 0 pixel 1 pixel 1 EFE = 0; TTR = 0
0 1 pixel 0 pixel 0 pixel 1 pixel 1
1 0 black black pixel 0 pixel 0
1 1 black black pixel 0 pixel 0

Table 33 First pixel position in VRO data for FS1 = 1; FS0 = 1 (monochrome); note 1

LW1 LW0 31 to 24 23 to 16 15 to 8 7 to 0 CONDITIONS

0 0 pixel 0 pixel 1 pixel 2 pixel 3 EFE = 0; TTR = 0
0 1 black pixel 0 pixel 1 pixel 2
1 0 black black pixel 0 pixel 1
1 1 black black black pixel 0
0 0 pixel 0 pixel 1 X X EFE = 1; TTR = 0; LW only effects the
0 1 black pixel 0 X X
1 0 pixel 0 pixel 1 X X
1 1 black pixel 0 X X

Note

1. X = don’t care.

gray scale format

1996 Nov 04 55

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

Table 34 FIFO output register format select (bit EFE; see ‘30’)

EFE FS1 FS0 OUTPUT FORMAT (Tables 8 to 11)

0 0 0 RGB 5-5-5+α; 2 × 16-bit/pixel; 32-bit word length; RGB matrix on,

VRAM output format

0 0 1 YUV4:2:2; 2×16-bit/pixel; 32-bit word length; RGB matrix off,

VRAM output format

0 1 0 YUV4:2:2; 1×16-bit/pixel; 16-bit word length; RGB matrix off,

optional output format

0 1 1 monochrome mode; 4 × 8-bit/pixel; 32-bit word length; RGB matrix off,

VRAM output format

1 0 0 RGB 5-5-5+α; 1 × 16-bit/pixel; 16-bit word length; RGB matrix on,

VRAM output + transparent format

1 0 1 YUV4:2:2+α; 1 × 16-bit/pixel; 16-bit word length; RGB matrix off,

VRAM output + transparent format

1 1 0 RGB 8-8-8+α; 1 × 24-bit/pixel; 24-bit word length; RGB matrix on,

VRAM output + transparent format

1 1 1 monochrome mode; 2 × 8-bit/pixel; 16-bit word length; RGB matrix off,

VRAM output + transparent format

SAA7196

Table 35 Horizontal decimation filter

HF2 HF1 HF0 TAPS FILTER (see Figs 29 and 30)

0 0 0 2 filter 1
0 0 1 3 filter 2
0 1 0 5 filter 3
0 1 1 9 filter 4
1 0 0 1 filter bypassed
1 0 1 1 filter bypassed + delay in Y channel of 1T
1 1 0 8 filter 5
1 1 1 4 filter 6

Table 36 Vertical luminance data processing

VP1 VP0 PROCESSING (APPROXIMATE EQUATIONS)

0 0 bypassed
0 1 delay of one line H(z) = z
1 0 vertical filter 1: [H(z) =1⁄2(1 + z−H)]
1 1 vertical filter 2: [H(z) =

−H

1

⁄4(1 + 2z−H+z

−2H

)]

1996 Nov 04 56

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

10

handbook, full pagewidth

(dB)

0

(3)

−10

−20

−30

−40

−50

0 0.1

(7)
(4)

0.2 0.3 0.4

(5) (6)

SAA7196

MHA409

(8)

(2)

(4)

(7)

(1)

f/f

CLK

0.5

(1) 000. (2) 001. (3) 010. (4) 011. (5) 100. (6) 101. (7) 110. (8) 111.

Fig.29 Horizontal frequency characteristic of luminance signal (Y) dependent on HF2 to HF0 bits

(subaddress 24).

10

handbook, full pagewidth

(dB)

0

−10

−20

(4) (7)

−30

−40

−50

0 0.05 0.10 0.15 0.20

(5) (6)

(1)

(2)

(8)

(3)

(4) (7)

MHA410

f/f

CLK

0.25

(1) 000. (2) 001. (3) 010. (4) 011. (5) 100. (6) 101. (7) 110. (8) 111.

Fig.30 Horizontal frequency characteristic of chrominance signals (UV) without UV interpolation dependent on

HF2 to HF0 bits (subaddresses 24).

1996 Nov 04 57

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT

V

DD

V

I

V

es

P

tot

T

stg

T

amb

Note

1. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

10 CHARACTERISTICS

= 4.5 to 5.5 V; T

V

DD

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

supply voltage; pins 14, 27, 31, 45, 61, 77,

−0.5 +6.5 V

91 and 106
voltage on all input/output pins −0.5 VDD+ 0.5 V
electrostatic handling for all pins note 1 −±2000 V
total power dissipation − 1.5 W
storage temperature range −65 +150 °C
operating ambient temperature range 0 70 °C

=0to70°C; unless otherwise specified.

amb

Supply

V

DDD

digital supply voltage; pins 14,

31, 45, 61, 77, 91 and 106
V
I

DDD

I

DDA

DDA

analog supply voltage; pin 27 4.5 5 5.5 V

digital supply current inputs LOW; outputs

analog supply current − 10 20 mA

Data, clock and control inputs

V

IL

V

IH

I

LI

C

I

LOW level input voltage clocks −0.5 − +0.6 V

HIGH level input voltage clocks 2.4 − VDD+ 0.5 V

input leakage current VIL=0 −− 10 µA

input capacitance data −− 8pF

input capacitance clocks −− 10 pF

input capacitance 3-state I/O high-impedance state −− 8pF
Data and control outputs; note 1
V

OL

V

OH

LOW level output voltage 0 − 0.6 V

HIGH level output voltage 2.4 − V

LFCO output (pin 28)

V

o(p-p)

LFCO output signal

(peak-to-peak value)
V

28

output voltage 1 − V

4.5 5 5.5 V

− 170 260 mA

without load

other inputs −0.5 − +0.8 V

other inputs 2.0 − V

+ 0.5 V

DD

DD

1.4 2.1 2.6 V

DD

V

V

1996 Nov 04 58

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

I2C-bus, SDA and SCL (pins 3 and 4)

V

IL

V

IH

I

3,4

I

ACK

V

OL

Clock input timing (LLCB); see Fig.32
T

cy

δ duty factor t
t

r

t

f

Data, control and CREFB input timing; see Figs 32 and 33 and note 2
t

SU

t

HD1

Data and control output timing; see Fig.32 and note 3
C

L

t

HD2

t

PD

t

PZ

LOW level input voltage −0.5 − +1.5 V

HIGH level input voltage 3 − VDD+ 0.5 V

input current −− ±10 µA

output current on pin 3 acknowledge 3 −− mA

output voltage at acknowledge I3=3mA −− 0.4 V

cycle time 31 − 45 ns

LLCBH/tLLCB

40 50 60 %
rise time −− 5ns
fall time −− 6ns

set-up time 11 −− ns
hold time 4 −− ns

load capacitance data, HREF and VS 15 − 50 pF

control 7.5 − 25 pF
output hold time CL=15pF 13 −− ns
propagation delay from

negative edge of LLCB

propagation delay from

data, HREF and VS;

−− 29 ns

CL=50pF

control; C

=25pF −− 29 ns

L

note 4 −− 15 ns
negative edge of LLCB
(to 3-state)

Clock output timing (LLC, LLC2 and LLCB); see Fig.32
C

L

t

LLC,tLLCB

t

LLC2

δ duty factor t

t

r

t

f

t

dLLC2

output load capacitance 15 − 40 pF
cycle time 31 − 45 ns
cycle time 62 − 90 ns

LLCH/tLLC

t

LLC2H/tLLC2

t

LLCBH/tLLCB

rise time 0.6 to 2.6 V −− 5ns
fall time 2.6 to 0.6 V −− 5ns
delay between LLCB

LLC2

out

out

and

at 1.5 V, 40 pF −− 8ns

Data qualifier output timing (CREFB); see Fig.32
t

HD3

t

PD

output hold time CL=15pF 3 −− ns
propagation delay from positive

CL=40pF −− 18 ns
edge of LLCB

1996 Nov 04 59

40 50 60 %

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Horizontal PLL

f

Hn

∆f

H/fHn

Subcarrier PLL

f

SCn

∆f

SC

Crystal oscillator; see Fig.34 and note 5
f

n

∆f

/fn

CRYSTAL SPECIFICATION; note 6
T

amb

C

L

R

S

C

1

C

0

VCLK timing; see Fig.31 and note 7
t

VCLK

t

pL,tpH

t

r

t

f

VRO and reference signal output timing; see Fig.31
C

L

t

HD;DAT

t

d

nominal line frequency 50 Hz system − 15625 − Hz

60 Hz system − 15734 − Hz
permissible static deviation 50 Hz system −− ±5.6 %

60 Hz system −− ±6.7 %

nominal subcarrier frequency PAL − 4.433618 − MHz

NTSC − 3.579545 − MHz
lock-in range PAL/NTSC ±400 −− Hz

nominal frequency 3rd harmonic − 26.8 − MHz
permissible deviation f

n

temperature deviation from f

n

−− ±50 ppm

−− ±20 ppm

temperature range 0 − 70 °C
load capacitance 8 −− pF
series resonance resistance − 50 80 Ω
motional capacitance − 1.1 ±20% − pF
parallel capacitance − 3.5 ±20% − pF

VRAM port clock cycle time note 8 50 − 200 ns
LOW and HIGH times note 9 17 −− ns
rise time −− 5ns
fall time −− 6ns

output load capacitance VRO outputs 15 − 40 pF

other outputs 7.5 − 25 pF
VRO data hold time CL= 10 pF; note 10 0 −− ns

related to LCCB

0 −− ns

(INCADR, HFL);

= 10 pF; note 11

C

L

related to VCLK (HFL);

= 10 pF; note 11

C

L

0 −− ns

VRO data delay time CL= 40 pF; note 10 −− 25 ns

related to LCCB

−− 60 ns

(INCADR, HFL);

= 25 pF; note 11

C

L

related to VCLK (HFL);

C

= 25 pF; note 11

L

−− 60 ns

1996 Nov 04 60

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

t

D

t

E

Response times to HFL flag

t

HFL VOE

t

HFL VCLK

Notes

1. Levels measured with load circuits dependent on output type. Control outputs (HREF and VS excluded): 1.2 kΩ at
3 V (TTL load) and CL= 25 pF. Data, HREF and VS outputs: 1.2 kΩ at 3 V (TTL load) and CL=50pF.

2. Data input signals are CVBS7 to CVBS0, CHR7 to CHR0 (related to LLC) and YUV15 to YUV0. Control input signals
are HREF, VS and DIR.

3. Data outputs are YUV15 to YUV0. Control outputs are HREF, VS, HS, HSY, HCL, SODD, SVS, SHREF, PXQ, LNQ,
RTCO, RTS1 and RTS0.

4. The minimum propagation delay from 3-state to data active is 0 related to the falling edge of LLCB.

5. If the internal oscillator is not being used, the applied clock signal must be TTL-compatible.

6. Philips catalogue number 9922 520 30004.

7. CREFB-timing also valid for VCLK in transparent mode (see Fig.32).

8. Maximum t
scaling and input data rate.

9. Measured at 1.5 V level; tpL may be infinite.

10. Timings of VRO refer to the rising edge of VCLK.

11. The timing of INCADR refers to LLCB; the rising edge of HFL always refers to LLCB. During a VRAM transfer, the
falling edge of HFL is generated by VCLK. Both edges of HFL refer to LLCB during horizontal increment and vertical
reset cycles.

12. Asynchronous signals. Its timing refers to the 1.5 V switching point of VOE input signal (pin 53).

13. The timing refers to the 1.5 V switching point of VMUX signal (pin 46) in 32- to 16-bit multiplexing mode.
Corresponding pairs of VRO outputs are together connected.

VRO disable time to 3-state CL= 40 pF; note 12 −− 40 ns

= 25 pF; note 13 −− 24 ns

C

L

VRO enable time from 3-state CL= 40 pF; note 12 −− 40 ns

= 25 pF; note 13 −− 25 ns

C

L

HFL rising edge to VRAM port

−− 810 ns

enable
HFL rising edge to VCLK burst −− 840 ns

= 200 ns for test mode only. The applicable maximum cycle time depends on data format, horizontal

VCLK

1996 Nov 04 61

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

VOE

t

VCLK

t

f

VCLK

output

VRO(n)

output

HFL

not valid

t

pH

t

E

t

t

HD3

HD3

t

d

t

d

(1)

(1)

SAA7196

2.0 V

1.5 V

0.8 V

t

pL

t

r

2.4 V

1.5 V

0.6 V

t

D

2.4 V

0.6 V

2.4 V

0.6 V

MHA412

(1) Related to VCLK (HFL).

Fig.31 Data output timing (VCLK).

1996 Nov 04 62

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

clock input

LLCB

data input

YUV, HREF, VS

input

CREFB

control

input DIR

data and

control output

data output

YUV-bus

(to 3-state

t

SU

t

HD1

t

LLCBH

t

HD2

t

HD2

t

LLCBH

t

LLCB

not valid

t

LLCB

SAA7196

2.4 V

1.5 V

0.6 V

t

f

not valid

t

PD

t

PZ

t

LLCBL

t

r

2.0 V

0.8 V

2.0 V

0.8 V

t

SU

t

HD1

2.0 V

0.8 V

2.4 V

0.6 V

2.4 V

0.6 V

clock output

LLCB

t

PD

output

CREFB

t

HD2

Fig.32 Data input/output timing by LLCB.

1996 Nov 04 63

2.6 V

1.5 V

0.6 V

t

f

t

r

t

HD2

2.4 V

0.6 V

MHA411

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

clock input

LLC

data input

CVBS, CHR

t

SU

t

HD1

t

LLCH

t

LLC

not valid

SAA7196

2.6 V

1.5 V

0.6 V

t

f

t

r

2.0 V

0.8 V

MHA413

handbook, full pagewidth

1 nF 10 pF

(±20%)

Fig.33 Data input timing by LLC.

26.8 MHz

(3rd harmonic)

10 pF

X1

10 µH

XTAL

(1)

XTALI

(1)

1

2

SAA7196

XTAL

XTALI

1

SAA7196

2

a. Oscillator application. b. Optional clock from external source.

MHA414

(1) Value depends on crystal parameters.

Fig.34 Oscillator application circuits.

1996 Nov 04 64

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

11 PROCESSING DELAYS
Table 37 Processing delays of signals

PORTS DELAY IN LLC/LLCB CYCLES REMARKS

CVBS/CHR to YUV 216 −
YUV to VRO 56 in YUV mode only in transparent mode

58 in RGB mode only in transparent mode

CVBS/CHR to VRO 272 in YUV mode only in transparent mode

274 in RGB modes only in transparent mode

SAA7196

1996 Nov 04 65

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

12 APPLICATION INFORMATION

C7 to C0

0.1 µF

DDOVDDD

V

7

TDA8709A

22

DDA

V

0.1 µF

6

23

0.1 µF

digital

14

15C016

4.7 µF

C1

C2

C3

9

13

12

11

10

17

18

19

1 µF

1 µF

680 Ω

8

20

21

1 µF

2.2 kΩ

68 pF

CLK

0.1 µF

SAA7196

to

CVBS7

CVBS0

Ω

22

120 Ω

C4

C5

C6

C7

5

4

3

2

1

24

25

26

27

0.1

28

1 kΩ

3 kΩ

0.22 µF

µF

5.6

analog

Ω

6.2 kΩ

5.6

Ω

5.6 Ω

MHA415

C

chrominance

GPSW1 bit (LOW = source 1)

1

3

75 Ω

S-VHS

CONNECTOR

(J1)

digital

25

4

14

15

GND
L

CVBS0

13

16

4.7 µF

i

V

source 1

CVBS (J2)

75 Ω

CVBS1

1 µF

12

17

4.7 µF

i

V

source 2

CVBS2

11

18

75 Ω

luminance

CVBS3

10

19

680 Ω

23 mH

33 pF

Ω

22

68

µF

0.1

DDOVDDD

V

9

8

7

pF

CLK

6

5

CVBS4

4

Ω

120

CVBS5

3

CVBS6

2

CVBS7

1

handbook, full pagewidth

TDA8708A

20

21

1 µF

0.1 µF

kΩ

2.2

33 pF

23

24

25

26

27

HSY

28

Fig.35 Application circuit analog-to-digital conversions.

10 Ω

analog

LLC

HCL

+5 V (digital supply)

+5 V (analog supply)

22

DDA

V

0.1 µF

4.7 µF

5.6 Ω

1996 Nov 04 66

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

handbook, full pagewidth

SDA
SCL
IICSA

+5 V

each supply has its

own decoupling

CHR7 to CHR0

CVBS7 to CVBS0

+5 V

10
pF

V

8

DDD1

0.1 µF

capacitor

HSY
HCL
RTCO
RTS1
RTS0

CGCE
BTST

GPSW1
GPSW2

X1: Philips 9922 520 30004

X1

26.8 MHz

10

10

µH

pF

1 nF

digital

digital

to V

V

8

8

DDD7

SSD

7

14, 31, 45, 61,
77, 91 and 106

16, 30, 47, 60,
75, 104 and 120

15, 118 and 119
(test pins)

6 to 13

17 to 24

543

SAA7196

25
26
44
34
35

37
43

33
32

1

2
36

RESN

40

LLC

38

CREF

39 41 42 28 48 49 50 51 52 27 29 95 115

CREFB

LLCB

LLC2

LFCO

SODD

SVS

PXQ

SHREF

LNQ

76,

105

i.c.

57 to 59
62 to 74

V

DDAVSSA

2.2 µH

0.1 µF

10 µF

V

DDA

analog

JP2

78 to 90
92 to 94

116
117

96 to 103

107 to 114

DIR

47 kΩ

53
54
55
56
46

16

HREF

V

DDD

8 8

SAA7196

VRO31 to VRO0

VOE

HFL

INCADR

VLCK

VMUX

VS
HS

Fig.36 Application of SAA7196.

1996 Nov 04 67

1,3,5,
7,9,11,
13,15

EXPANSION

CONNECTOR
17
19
21
23
25

JP1

2,4,6,

8,10,12,

14,16

18
20
22
24
26

MHA416

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

12.1 Programming example

Coefficients to set operation for application circuits Figs 35 and 36. Slave address byte is 40H at pin 5 connected to V
(or 42H at pin 5 connected to V

Table 38 Programming examples

SUBADDRESS BITS FUNCTION VALUE (HEX)

00 IDEL7 to IDEL0 increment delay 4C
01 HSYB7 to HSYB0 H-sync beginning for 50 Hz 30
02 HSYS7 to HSYS0 H-sync stop for 50 Hz 00
03 HCLB7 to HCLB0 H-clamp beginning for 50 Hz E8
04 HCLS7 to HCLS0 H-clamp stop for 50 Hz B6
05 HPHI7 to HPHI0 HS pulse position for 50 Hz F4
06 BYPS, PREF, BPSS1 and

BPSS0, CORI1 and CORI0,

APER1 and APER0
07 HUEC7 to HUEC0 hue control (0 degree) 00
08 CKTQ4 to CKTQ0 colour-killer threshold QUAM F8
09 CKTS4 to CKTS0 colour-killer threshold SECAM F8

0A PLSE7 to PLSE0 PAL-switch sensitivity 40
0B SESE7 to SESE0 SECAM switch sensitivity 40
0C COLO, LFIS1 and LFIS0 chrominance gain control settings 00
0D VTRC, RTSE, HRMV,

SSTB, SECS

0E HPLL, OECL, OEHV,

OEYC, CHRS,

GPSW2 and GPSW1
0F AUFD, FSEL, SXCR,

SCEN, YDEL2 to YDEL0
10 HRFS, VNOI1 and VNOI0 miscellaneous controls #2 00
11 CHCV7 to CHCV0 chrominance gain nominal value 2C
12 SATN6 to SATN0 chrominance saturation control value 40
13 CONT6 to CONT0 luminance contrast control value 40
14 HS6B7 to HS6B0 H-sync beginning for 60 Hz 34
15 HS6S7 to HS6S0 H-sync stop for 60 Hz 0A
16 HC6B7 to HC6B0 H-clamp beginning for 60 Hz F4
17 HC6S7 to HC6S0 H-clamp stop for 60 Hz CE
18 HP6I7 to HP6I0 HS pulse position for 60 Hz F4
19 BRIG7 to BRIG0 luminance brightness control value 80

1A to 1F reserved set to zero 00

20 RTB, OF1 and OF0, VPE,

LW1 and LW0,

FS1 and FS0
21 XD7 to XD0 LSBs output pixel/line 80
22 XS7 to XS0 LSBs input pixel/line 80

DDD

).

luminance bandwidth control 01

standard/mode control 04

I/O and clock controls 38, 3B

(1)

(2)(3)

; 05

(5)

(4)(3)

miscellaneous controls #1 90

(6)

(7)

; 59

data formats and field sequence

10

(8)

processing

(9)

(10)

; FF

(9)

(10)

; FF

SSD

1996 Nov 04 68

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

SUBADDRESS BITS FUNCTION VALUE (HEX)

(9)
(9)

(9)
(9)
(9)
(9)

(11)
(11)
(11)

(12)

(13)

; 00
; 8F

; FF
; FF
; 00
; 0F

(10)

(10)

(10)
(10)

(10)

(10)

23 XO7 to XO0 LSBs for horizontal window start position 03
24 HF2 to HF0, XO8,

XS8 and XS9,

horizontal filter select and MSBs of
subaddresses 21, 22, 32

85

XD8 and XD9
25 YD7 to YD0 LSBs output lines/field 90
26 YS7 to YS0 LSBs input lines/field 90
27 YO7 to YO0 LSBs vertical window start position 03
28 AFS, VP1 and VP0, YO8,

MSBs of subaddresses 25, 26, 27 00
YS8 and YS9,
YD8 and YD9

29 VS7 to VS0 LSBs vertical bypass start position 00
2A VC7 to VC0 LSBs vertical bypass lines/field 00
2B VS8,VC8, POE MSBs of subaddresses 29, 2A and

00

odd/even polarity switch
2C VL7 to VL0 chroma key: lower limit V (R−Y) 00
2D VU7 to VU0 chroma key: upper limit V (R−Y) FF
2E UL7 to UL0 chroma key: lower limit U (B−Y) 00

2F UU7 to UU0 chroma key: upper limit U (B−Y) 00
30 VOF, AFG VRAM port MUX enable, adaptively 80

Notes

1. Dependent on application (Figs 35 and 36).

2. For QUAM standards.

3. HPLL is in TV-mode, value for VCR-mode is 84H (85H for SECAM VCR-mode).

4. For SECAM.

5. For Y/C-mode.

6. Nominal value for UV-CCIR-level with NTSC source.

7. Nominal value for UV-CCIR-level with PAL source.

8. ROM-table is active, scaler processes both fields for interlaced display; VRAM port enabled; long word position = 0;
16-bit 4 :2:2YUV output format selected.

9. Scaler processes a segment of (384 pixels × 144 lines) with defaults XO and YO set to the first valid pixel/line and
line/field (for decoder as input source) with scaler factors of 1 : 1; horizontal and vertical filters are bypassed, filter
select adaptability is disabled.

10. If no scaling and panning is wanted, the parameters XD, XS, YD and YS should be set to maximum (3FFH) and the
parameters XO and YO should be set to minimum (000H). In this case, the HREF and VS signals define the
processing window of the scaler.

11. No vertical bypass region is defined.

12. Chrominance keyer is disabled (VL = 0, VU = −1).

13. 32-bit to 16 VRAM port MUX, adaptive scale and Y-limiter are disabled; pixel and line qualifier polarity for transparent
mode are set to zero (active); data burst transfer for the 32-bit long word formats is set.

1996 Nov 04 69

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

13 PACKAGE OUTLINE

QFP120: plastic quad flat package;
120 leads (lead length 1.95 mm); body 28 x 28 x 3.4 mm; high stand-off height

c

y

90

91

X

A

61

Z

60

E

SAA7196

SOT349-1

pin 1 index

120

1

w M

b

0.25

p

D

H

D

cE

p

0.45

0.23

0.30

0.13

e

DIMENSIONS (mm are the original dimensions)

mm

A

max.

3.95

0.40

0.25

3.70

3.15

UNIT A1A2A3b

e

A

1.1

0.7

2

A

A

1

detail X

1.70

1.55

0.20.3 0.1

H

E

E

w M

b

p

31

30

Z

D

0 5 10 mm

(1) (1) (1)

D

28.1

27.9

(1)

eH

28.1

0.8 1.95

27.9

scale

H

32.2

31.6

B

D

v M

v M

32.2

31.6

A

B

LLpQZywv θ

E

Q

(A )

3

θ

L

p

L

Z

E

D

2.6

2.2

o

8

o

0

2.6

2.2

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE
VERSION

SOT349-1

IEC JEDEC EIAJ

REFERENCES

1996 Nov 04 70

EUROPEAN

PROJECTION

ISSUE DATE

93-08-25
95-02-04

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

14 SOLDERING

14.1 Introduction

There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.

This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our

“IC Package Databook”

14.2 Reflow soldering

Reflow soldering techniques are suitable for all QFP
packages.

The choice of heating method may be influenced by larger
plastic QFP packages (44 leads, or more). If infrared or
vapour phase heating is used and the large packages are
not absolutely dry (less than 0.1% moisture content by
weight), vaporization of the small amount of moisture in
them can cause cracking of the plastic body. For more
information, refer to the Drypack chapter in our

Reference Handbook”

Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.

(order code 9398 652 90011).

“Quality

(order code 9397 750 00192).

SAA7196

If wave soldering cannot be avoided, the following
conditions must be observed:

• A double-wave (a turbulent wave with high upward

pressure followed by a smooth laminar wave)
soldering technique should be used.

• The footprint must be at an angle of 45° to the board

direction and must incorporate solder thieves
downstream and at the side corners.

Even with these conditions, do not consider wave
soldering the following packages: QFP52 (SOT379-1),
QFP100 (SOT317-1), QFP100 (SOT317-2),
QFP100 (SOT382-1) or QFP160 (SOT322-1).

During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.

Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.

14.4 Repairing soldered joints

Fix the component by first soldering two diagonally­opposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.

Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.

14.3 Wave soldering

Wave soldering is not recommended for QFP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.

1996 Nov 04 71

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock

SAA7196

generator circuit (DESCPro)

15 DEFINITIONS

Data sheet status

Objective specification This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

16 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.

17 PURCHASE OF PHILIPS I

Purchase of Philips I
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.

2

C COMPONENTS

2

C components conveys a license under the Philips’ I2C patent to use the

1996 Nov 04 72

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

SAA7196

1996 Nov 04 73

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

SAA7196

1996 Nov 04 74

Philips Semiconductors Product specification

Digital video decoder, Scaler and Clock
generator circuit (DESCPro)

NOTES

SAA7196

1996 Nov 04 75

Philips Semiconductors – a worldwide company

Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. [phone], Fax. [phone]
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. [phone], Fax. [phone]
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. [phone], Fax. [phone]

Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA,
Tel. [phone], Fax. [phone]

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. [phone]

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. [phone], Fax. [phone]

Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. [phone], Fax. [phone]
Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. [phone], Fax. [phone]/xxx
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,

Tel. [phone], Fax. [phone]
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. [phone], Fax. [phone]
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. [phone], Fax. [phone]

Hungary: see Austria
India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd.

Worli, MUMBAI 400 018, Tel. [phone], Fax. [phone]

Indonesia: see Singapore
Ireland: Newstead, Clonskeagh, DUBLIN 14,

Tel. [phone], Fax. [phone]
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180,

Tel. [phone], Fax. [phone]
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,

20124 MILANO, Tel. [phone], Fax. [phone]
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. [phone], Fax. [phone]
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. [phone], Fax. [phone]
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. [phone], Fax. [phone]
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. [phone]

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. [phone], Fax. [phone]
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. [phone], Fax. [phone]
Norway: Box 1, Manglerud 0612, OSLO,

Tel. [phone], Fax. [phone]
Philippines: Philips Semiconductors Philippines Inc.,

106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. [phone], Fax. [phone]

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. [phone], Fax. [phone]

Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. [phone], Fax. [phone]
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. [phone], Fax. [phone]

Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. [phone], Fax. [phone]

South America: Rua do Rocio 220, 5th floor, Suite 51,
04552-903 São Paulo, SÃO PAULO - SP, Brazil,
Tel. [phone], Fax. [phone]

Spain: Balmes 22, 08007 BARCELONA,
Tel. [phone], Fax. [phone]

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. [phone], Fax. [phone]

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. [phone], Fax. [phone]

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66,
Chung Hsiao West Road, Sec. 1, P.O. Box 22978,
TAIPEI 100, Tel. [phone], Fax. [phone]

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. [phone], Fax. [phone]

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. [phone], Fax. [phone]

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. [phone], Fax. [phone]

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. [phone], Fax. [phone]

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. [phone]

Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. [phone], Fax.[phone]

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. [phone]

© Philips Electronics N.V. 1996 SCA52
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.

Internet: http://www.semiconductors.philips.com

Printed in The Netherlands 657021/1200/01/pp76 Date of release: 1996 Nov 04 Document order number: 9397 750 01459