Page 1
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
INTRODUCTION
S6A0072 is a dot matrix LCD driver & controller IC which is fabricated by low power CMOS technology. It is
capable of displaying 1-line 16 characters or 2-line 8 characters with 5 × 8 dots format.
FUNCTIONS
Character type dot matrix LCD driver & controller
• Easy interface with 4-bit or 8-bit MPU.
• Internal driver: 16 common and 40 segment signal output.
• Display character pattern: 5 × 8 dots format (240 kinds)
• Direct programming of the special character patterns by character generator RAM
• Mask option for programming customer character patterns
• Various instruction functions
• Automatic power on reset
FEATURES
• Internal Memory
- Character Generator ROM (CGROM): 9600 bits (240 characters × 5 × 8 dot)
- Character Generator RAM (CGRAM): 160 bits (4 characters × 5 × 8 dot)
- Display Data RAM (DDRAM): 128 bits (16 characters × 8bits)
• Low power operation
- Power supply voltage range: 2.7 to 5.5V (VDD)
- LCD drive voltage range: 3.0 to 11.0 (VDD-V5)
• CMOS process
• Duty cycle: 1/16
• Built-in oscillator
• Low power consumption
• Internal divide resistor for LCD driving voltage
• COG available
1
Page 2
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
BLOCK DIAGRAM
TEST
DB0-DB7
R/W
RS
E
RESET
Power on Reset
(POR)
8
Input
Buffer
VDD
GND(VSS)
Instruction
8
Register
(IR)
Data
8 8
Register
(DR)
EXT_INT
Instruction
Decoder
Address
Counter
Character
Generator
(CGRAM)
32 bytes
Oscillator
Display Data
RAM (DDRAM)
16 x 8-bit
8
Character
Generator
RAM
(CGROM)
9600 bits
Parallel to Serial Converter
Timing Generator
8
8
ROM
EXTCLK
Register
Cursor
Blink
Control
Circuit
40-bit
Shift
16-bit
Shift
Register
40-bit
Latch
Circuit
V2
V3
V5
Common
Driver
Segment
Driver
VDD
V1
V4
C1-C16
S1-S40
2
Page 3
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
PAD DIAGRAM
C16
C15
C14
C13
C12
C11
C10
C9
TEST
DUMMY
DUMMY
DUMMY
S6A0072
DUMMY DUMMY
S40
S37
S38
S39
DUMMY
EXTCLK
EXT_INT
S36
S35
S34
VSS
S33
VSS
S32
VSS
S31
S30
S28
S29
VDD
VDD
S26
S27
VDD
S24
S25
V5V5V5
S23
S22
(0, 0)
S21
S20
Y
V3
S19
S18
S17
V2
S16
X
S14
S15
RESET
S13
S12
S11
RS
S10
S9
S8
R/W
S7
S6
DUMMY
S1
S2
S3
S4
S5
S6A0072
C8
C7
C6
C5
C4
C3
C2
C1
DB7
DB6
DB5
DB4
E
DB1
DB0
DB2
DB3
DUMMY
Chip Size: 7600 × 2160 µm
Pad pitch: min. 125 µm
Chip thickness 675 µm
Al Pad Specifications
AL pad size on Y side: 87 × 94 µm
AL pad size on X side: 94 × 87 µm
Au Bump Specifications
Bump size on Y side: 77 × 84 µm
Bump size on X side: 84 × 77µm
Bump height: 18 ± 1µm
3
Page 4
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
PAD CENTER COORDINATES
Unit: um
Pad
No.
X Y X Y X Y
1 DUMMY -3642 -881 31 C3 3643 64 61 S24 -455 923
2 DUMMY -3032 -881 32 C4 3643 189 62 S25 -580 923
3 EXTCLK -2632 -881 33 C5 3643 314 63 S26 -705 923
4 EXT_INT -2232 -881 34 C6 3643 439 64 S27 -830 923
5 VSS -1832 -881 35 C7 3643 564 65 S28 -955 923
6 VSS -1707 -881 36 C8 3643 689 66 S29 -1080
7 VSS -1582 -881 37 DUMMY 3643 923 67 S30 -1205
8 VDD -1182 -881 38 S1 2464 923 68 S31 -1330
9 VDD -1057 -881 39 S2 2329 923 69 S32 -1455
10 VDD -932 -881 40 S3 2204 923 70 S33 -1580
11 V5 -532 -881 41 S4 2079 923 71 S34 -1705
12 V5 -407 -881 42 S5 1954 923 72 S35 -1830
13 V5 -282 -881 43 S6 1829 923 73 S36 -1955
14 V3 117 -881 44 S7 1704 923 74 S37 -2080
15 V2 517 -881 45 S8 1579 923 75 S38 -2205
16 RESETB 917 -881 46 S9 1454 923 76 S39 -2330
17 RS 1317 -881 47 S10 1329 923 77 S40 -2463
18 R/W 1717 -881 48 S11 1204 923 78 DUMMY -3642
19 E 2117 -881 49 S12 1079 923 79 C16 -3643
20 DB0 2521 -881 50 S13 954 923 80 C15 -3643
21 DB1 2697 -881 51 S14 829 923 81 C14 -3643
22 DB2 2871 -881 52 S15 704 923 82 C13 -3643
23 DB3 3047 -881 53 S16 579 923 83 C12 -3643
24 DUMMY 3643 -881 54 S17 454 923 84 C11 -3643
25 DB4 3643 -717 55 S18 329 923 85 C10 -3643
26 DB5 3643 -591 56 S19 204 923 86 C9 -3643
27 DB6 3643 -467 57 S20 71 923 87 TEST -3643
28 DB7 3643 -341 58 S21 -70 923 88 DUMMY -3643
29 C1 3643 -184 59 S22 -205 923 89 DUMMY -3643
30 C2 3643 -60 60 S23 -330 923 90 DUMMY -3643
Pad
Name
Coordinate Pad
No.
Pad
Name
Coordinate Pad
No.
Pad
Name
Coordinate
923
923
923
923
923
923
923
923
923
923
923
923
923
689
564
439
314
189
64
-60
-184
-341
-467
-592
-717
4
Page 5
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
PIN DESCRIPTION
Pin
VDD Power Power supply &
VSS (GND)
V2, V3, V5
S1 - S40 Output Segment output Segment signal output for LCD driving LCD
C1 - C16 Input Common output Common signal output for LCD driving LCD
EXTCLK Input External clock
EXT_INT Input External/internal
RS Input Register select Used as register selection input.
R/W Input
E Input Read/write
DB0-DB3 Input/Output Data bus 0 - 7 When 8-bit bus mode, used as low order
DB4-DB7
RESETB Input Reset If it is necessary to initialize the system by
TEST Output Test pin Internal oscillator test pin. Open this pin. Open
Input/Output
0V (GND)
Bias voltage level for LCD driving
When 8-bit bus mode, used as high order bi-
Name Description Interface
for logical circuit (+3V, +5V) Power supply
LCD bias pin
When using external clock, used as clock
Input
oscillator clock
select
Read/write Used as read/write selection input.
enable
input pin. When using internal oscillator,
connect to VDD or VSS.
When EXT_INT = "High", external clock is
used. When "Low", internal oscillator is used.
When RS = "High", Data register is selected.
When RS = "Low", Instruction register is
selected.
When R/W = "High", read operation.
When R/W = "Low", write operation.
Used as read/write enable signal.
bi-directional data bus.
During 4-bit bus mode open these pins.
directional data bus. In case of 4-bit bus
mode, used as both high and low order.
DB7 is used for busy flag output during read
instruction operation.
hardware, force "Low", level signal to this
terminal about 1.2ms.
External clock
VDD/VSS
MPU
5
Page 6
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
FUNCTION DESCRIPTION
SYSTEM INTERFACE
This chip consists of two kinds of interface type with MPU: 4-bit bus and 8-bit bus. 4-bit bus and 8-bit bus is
selected by DL bit of function set in the instruction register. During read or write operation, two 8-bit registers are
used. One is the data register (DR), the other is the instruction register (IR). The data register (DR) is used as a
temporary data storage place for being written into or read from DDRAM/CGRAM, target RAM is selected by
RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically.
Thus, after MPU reads DR data, the data in the next DDRAM/CGRAM address is transferred into DR
automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM
automatically. The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU
cannot read data from instruction register. The register selection depends on RS input pin setting in both 4-bit bus
mode.
Table 1. Various Kinds Of Operations According to RS and R/W Bits
RS R/W Operation
0 0 Instruction write operation (MPU writes Instruction code into IR)
0 1 Read busy flag (DB7) and address counter (DB0 - DB6)
1 0 Data write operation (MPU writes data into DR)
1 1 Data read operation (MPU reads data from DR)
BUSY FLAG (BF)
BF = "High" indicates that the internal operation is being processed. So during this time the next instruction
cannot be accepted. BF can be read, when RS = Low and R/W = High (Read instruction Operation), through DB7
port.
Before executing the next instruction, be sure that BF is not High.
ADDRESS COUNTER (AC)
Address Counter (AC) stores the address of DDRAM/CGRAM that are transferred from IR. After writing into
(reading from) DDRAM/CGRAM data, AC is increased (decreased) by 1 automatically. When RS = "Low", and
R/W = "High", AC value can be read through DB0 - DB6 ports.
6
Page 7
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
DISPLAY DATA RAM (DDRAM)
DDRAM stores 8bits character code in CGROM/CGRAM and its maximum number is 16 (16 Characters).
DDRAM address is set by the address counter (AC) as hexadecimal number.
MSB LSB
AC6 AC5 AC4 AC3 AC2 AC1 AC0
HEXHEX
The relations of DDRAM address and display position is as follows.
1) DDRAM Addressing Mode 0 (A = 0)-
In this addressing mode, the address range of DDRAM is 00H - 0FH.
After Shift Left:
After Shift Right:
1 2 3 4 5
00 01 02 03 04
COM1 - COM8 COM9 - COM16
COM1
COM8
COM1
COM8
1 2 3 4 5
01 02 03 04
1 2 3 4 5
0F 00
6 7 8 9 10 11 12 13 14 15
05 06 07 08 09 0A 0E 0F
6 7 8 9 10 11 12 13 14 15
05 06 07 08 09 0A 0E 0F1600
6 7 8 9 10 11 12 13 14 15
01 02 03 04
05 06 07 08 09 0A 0E
0B 0C 0D
0B 0C 0D
16
0B 0C 0D
2) DDRAM Addressing Mode 1 (A = 1)
In this addressing mode, the address range of DDRAM is 00H - 07H and 40H - 47H.
1 2 3 4 5
00 01 02 03 04
COM1 - COM8 COM9 - COM16
6 7 8 9 10 11 12 13 14 15
05 06 07 40 41 42 46 47
43 44 45
16
Display Position
DDRAM Address
COM9
COM16
16
COM9
COM16
Display Position
DDRAM Address
After Shift Left:
After Shift Right:
COM1
COM8
COM1
COM8
1 2 3 4 5
01 02 03 04
1 2 3 4 5
4F 00
01 02 03 04
6 7 8 9 10 11 12 13 14 15
05 06 07 40
6 7 8 9 10 11 12 13 14 15
05 06
43 44 4541 42 46 47 00
16
COM9
COM16
16
43 44 4541 42 464007
COM9
COM16
7
Page 8
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
CHARACTER GENERATOR RAM (CGRAM)
CGRAM is used for user defined character pattern. The format of the character pattern is 5 × 7 dots except for
the cursor position and has a maximum of 4 characters. To use the character pattern in CGRAM write the
character code into DDRAM as shown in table 2.
Table 2. Relationship Between Character Code (DDRAM) and Character Pattern (CGRAM)
Character Code (DDRAM data) CGRAM Address CGRAM Data
D7 D6 D5 D4 D3 D2 D1 D0 A4 A3 A2 A1 A0 P7 P6 P5 P4 P3 P2 P1 P0
0 0 *0 * 0 0 0 0 0 0 0
0 0 0 *0 * 1 1 1 1 0 0 0
NOTE: "∗" don’t care.
Pattern
Number
x x x 0 0
0 0
.
.
.
.
.
.
.
.
.
.
.
.
0 0
0 0
0 0
0 0
0 0
0 0
.
.
1 1
1 1
1 1
1 1
1 1
1 1
1 1
0 0
0 0
0
1
1 1
1 1
1 1 1
0 0
0 0
0
1
1 1
1 1
1 1 1
1
1 1
0 0
0
.
.
1
1 1
0 0
0
1
0
1
0
.
.
.
.
.
x x x
.
.
.
.
.
1 1 10
1
0 0 0
1
0 0 0
1
1 1 1 1
1
0 0 0
1
0 0 0
1
0 0 0
0
0 0 0 0
.
.
11 01 1
1
0 0 0
1
0 0 0
1
0 0 0 1
1
0 0 0
1
0 0 0
1
1 1 1
0
0 0 0 0
Pattern 1
1
1
1
1
1
Cursor position
.
.
Pattern 4
1
1
1
1
0
Cursor position
8
Page 9
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
CHARACTER GENERATOR ROM (CGROM)
CGROM generates 5 × 8 character pattern from character generate code in DDRAM. CGROM has 5 × 8-dot 240
character pattern including cursor position. If the data in cursor position bit are high, the data are included to the
character pattern. So, the selected positions are always "ON" regardless to cursor position. The relationship
between character code and character pattern can be referred to table 5.
TIMING GENERATION CIRCUIT
Timing generation circuit generates clock signals for the internal operations.
LCD DRIVER CIRCUIT
LCD driver circuit has 16 common and 40 segment output signals for LCD driving. Data from CGRAM/CGROM is
transferred to 40-bit segment shift register serially, then it is stored to 40-bit segment output latch. When each
com is selected by a 16-bit common register, the segment data also outputs through segment driver from 40-bit
segment output latch.
CURSOR/BLINK CONTROL CIRCUIT
It controls cursor/blink ON/OFF at the cursor position.
9
Page 10
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
INSTRUCTION DESCRIPTION
OUTLINE
To overcome the speed difference between the internal clock of S6A0072 and the MPU clock, the S6A0072
performs an internal operation by storing control information to IR or DR. The internal operation is determined
according to the signal from MPU, composed of read/write and data bus.
Instruction can be divided into four types:
• S6A0072 function set instructions (set display methods, set data length, etc.)
• Address set instructions to internal RAM
• Data transfer instructions with internal RAM
• Others.
The address of internal RAM is automatically increased or decreased by 1.
NOTE: During an internal operation, the busy flag (DB7) is high. Busy flag check must precede the next instruction.
When an MPU program with busy flag (DB7) checking is made, 1/2Fosc is necessary for executing the next
instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".
10
Page 11
DB7
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
Table 3. Instruction Table
Instruction Instruction Code Description Execution
Time
RS R/W
Test mode 0 0 0 0 0 0 0 0 0 0 Device test mode
Clear display 0 0 0 0 0 0 0 0 0 1 Write "20H" to DDRAM and
DB6 DB5 DB4 DB3 DB2 DB1 DB0
(fosc =
270kHz)
(When 4-bit interface mode)
No operation
(When 8-bit interface mode)
631µs
set DDRAM address to
"00H" from AC.
Return home 0 0 0 0 0 0 0 0 1 * Set DDRAM address to
631µs
"00H" from AC and return
cursor to its original position
if shifted.
The contents of DDRAM are
not changed.
Entry mode set 0 0 0 0 0 0 0 1 I/D S Assign cursor moving
direction and enable entire
display shift.
Display ON/OFF
control
Cursor or display
shift
Function set 0 0 0 0 1 DL A * M1 M0 Set interface data length
Set CGRAM
address
Set DDRAM
address
Read
busy
flag
and
DDRAM 0 1 BF AC6 AC5 AC4 AC3 AC2 AC1 AC0 Whether in internal operation
0 0 0 0 0 0 1 D C B All display (D), cursor (C),
and blinking of cursor
position character on/off
control bit (B).
0 0 0 0 0 1 S/C R/L * * Cursor and display shift and
their direction control without
changing DDRAM data.
(DL), DDRAM addressing
mode (A) and COM/SEG
output pattern (M0, M1).
0 0 0 1 * AC4 AC3 AC2 AC1 AC0 Set CGRAM address in
address counter.
0 0 1 AC6 AC5 AC4 AC3 AC2 AC1 AC0 Set DDRAM address in
address counter.
or not can be known by
reading BF. The contents of
address counter can also be
39µs
39µs
39µs
39µs
39µs
39µs
0µs
Address
CGRAM
* * AC4 AC3 AC2 AC1 AC0 read
Note: “*” don’t care.
11
Page 12
DB7
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
Table 3. Instruction Table (Continued)
Instruction Instruction Code Description Execution
Time
RS R/W
Write
data to
RAM
CGRAM * * * D4 D3 D2 D1 D0
Read
data
from
RAM
CGRAM * * * D4 D3 D2 D1 D0
DDRAM 1 0 D7 D6 D5 D4 D3 D2 D1 D0 Write data into internal RAM
DDRAM 1 1 D7 D6 D5 D4 D3 D2 D1 D0 Read data from internal
DB6 DB5 DB4 DB3 DB2 DB1 DB0
(fosc =
270kHz)
43µs
(DDRAM/CGRAM).
43µs
RAM
(DDRAM/CGRAM).
Note: “*” don’t care.
I/D = 1: Increment, I/D = 0: Decrement
S = 1: Shift enable, S = 0: Shift disable
S/C = 1: Display shift, S/C = 0: Move cursor
R/L = 1: Shift right, R/L = 0: Shift left
DL = 1: 8-bit interface, DL = 0: 4-bit interface
A = 0: DDRAM addressing mode 0, A = 1: DDRAM addressing mode1
M0 = 0: COM/SEG output pattern A, M0 = 1: COM/SEG output pattern B
M1 = 0: 1 line 16 characters, M1 = 1: 2 line 8 characters
BF = 1: System is in operation BF = 0: System is ready
12
Page 13
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
CONTENTS
Test Mode
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 0 0 0
After setting the DL bit to 4-bit data interface mode (DL = 0), writing this code twice makes the system go to test
mode. And when 8-bit interface mode (DL = 1) is set, normal function mode is returned. System is unaffected if
this code is set in 8-bit interface, other than consuming some time. (37µs at fosc = 270kHz)
Clear Display
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 0 0 1
Clear all the display data by writing "20H" (space code of CGROM) to all DDRAM address, and set DDRAM
address to "00H" into AC (Address Counter). For this instruction, the CGROM address "20H" has to be set to
space code. Shifting of the display position returns it to the original position. Namely, when display data is shifted
and cursor or blinking is displayed, bring the cursor to the left edge on first line of the display. It makes entry
mode to increment (I/D = 1)
Return Home
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 0 1 *
Set DDRAM address to "00H" into the address counter. Shifting of the display position returns it to the original
position. When cursor or blinking is displayed, bring the cursor to the left edge on first line of the display. The
data in DDRAM does not change.
Entry Mode Set
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 1 I/D S
Set the moving direction of cursor and display.
I/D: Increment/decrement of DDRAM/CGRAM address (cursor or blink)
When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.
When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.
S: Shift of entire display
When DDRAM read (CGRAM read/write)operation or S = "Low", entire display is not shift.
If S = "High", and DDRAM write operation, entire display is shifted according to I/D value
(I/D = "1": shift left, I/D = "0": shift right).
13
Page 14
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
Display ON/OFF Control
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 1 D C B
Control display/cursor/blink ON/OFF 1 bit register.
D: Display ON/OFF control bit
When D = "High", entire display is turned on.
When D = "Low", entire display is turned off, but display data is remains in DDRAM.
C: Cursor ON/OFF control bit
When C = "High", cursor is turned on.
When C = "Low", cursor is disappeared in current display, but I/D register preserves its data.
B: Cursor Blink ON/OFF control bit
When B = "High", cursor blink is on, performs alternately between all high data (black pattern) and
display character at the cursor position.
When B = "Low", blink is off.
Cursor or Display Shift
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 1 S/C R/L * *
Without writing or reading of display data, shift right/left the cursor position or display. This instruction is used to
correct or search display data. (Refer to Table 4) during 2-line mode display, cursor moves to the 2nd line after
8th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is
shifted repeatedly, each line is shifted individually. When display shift is performed, the contents of address
counter are not changed.
Table 4. Shift patterns according to S/C and R/L bits
R/C R/L Operation
0 0 Shift cursor to the left, AC is decreased by 1
0 1 Shift cursor to the right, AC is increased by 1
1 0 Shift all the display to the left, cursor moves according to the display
1 1 Shift all the display to the right, cursor moves according to the display
14
Page 15
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
Function Set
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 1 DL A * M1 M0
DL: Interface data length control bit
When DL = "High" 8-bit bus mode with MPU.
When DL = "Low", 4-bit bus mode with MPU. Thus, DL is a signal to select 8-bit or 4-bit bus mode.
In 4-bit bus mode, the 4-bit data is transferred twice.
A: Set the display data addressing mode
When A = "Low", DDRAM addressing mode 0.
When A = "High", DDRAM addressing mode 1.
MO: Set COM/SEG output rotation
When M0 = "Low", COM/SEG output rotation mode A.
When M0 = "High", COM/SEG output rotation mode B.
M1: Set display line and character mode
When M1 = "Low", 1 line 16 character display mode.
When M1 = "High", 2line 8 character display mode. (refer to application information)
Set CGRAM Address
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 1 * AC4 AC3 AC2 AC1 AC0
MSB LSB
Set CGRAM address to AC. This instruction allows the MPU to access CGRAM data for user defined character
pattern. Available CGRAM Address is lower 5 bits (DB4 - DB0).
Set DDRAM Address
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 1 AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set DDRAM address to AC. This instruction allows the MPU to access DDRAM data. When DDRAM addressing
mode 1 (A = 0), DDRAM address is from "00H" - "0FH". In DDRAM addressing mode 2 (A = 1), DDRAM address
range of the 1st 8 character is "00H" - "07H", and DDRAM address range of the 2nd 8 character is "40H" - "47H".
15
Page 16
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
Read Busy Flag & Address
DDRAM
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 BF AC6 AC5 AC4 AC3 AC2 AC1 AC0
MSB LSB
CGRAM
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 BF * * AC4 AC3 AC2 AC1 AC0
MSB LSB
This instruction shows whether S6A0072 is in internal operation or not. If the resultant BF is high, The internal
operation is in progress and should wait until BF to be low, which by then the next instruction can be performed.
In the instruction you can read also the value of address counter.
Write Data to RAM
Write binary 8/5 bit data to DDRAM/CGRAM. The selection of RAM from DDRAM/CGRAM is set by the previous
address set instruction (DDRAM address set, CGRAM address set). After writing operation, the address is
automatically increased/decreased by 1, according to the entry mode.
Read Data From RAM
DDRAM
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 0 D7 D6 D5 D4 D3 D2 D1 D0
MSB LSB
CGRAM
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
1 0 * * * D4 D3 D2 D1 D0
MSB LSB
16
Page 17
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
READ BINARY 8/5 BIT FROM DDRAM/CGRAM
The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not
performed before this instruction, data that was read first becomes invalid, as the direction of AC is not
determined. If RAM data is read several times without RAM address set instruction before read operation, the
correct RAM data can be detained from the second, but the first data would be incorrect, as there is no time
margin to transfer the RAM data. In case of DDRAM reading operation, the cursor shift instruction plays the same
role as DDRAM address set instruction also transfers RAM data to output data register. After read operation
address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read
operation, the display shift may not be executed correctly.
- In the case of RAM write operation, AC is increased/decreased by 1 like read operation (after this operation).
In this time, AC indicates the next address position, but only the previous data can be read by read instruction.
17
Page 18
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
INTERFACE WITH MPU
INTERFACE WITH 8-BIT MPU
With 8-bit interfacing data length transfer is performed at a time through 8 ports, from DB0 - DB7. Example of
timing sequence is shown below.
RS
R/W
E
Internal Signal
DB7
Data Busy Busy
Instruction
Internal Operation
Busy Flag
Check
Busy Flag
Check
No
Bus
y
Busy Flag
Check
Data
Instruction
Figure 1. Example of 8-bit Bus Mode Timing Diagram
INTERFACE WITH 4-BIT MPU
When interfacing data length are 4-bit, only 4 ports, from DB4 - DB7, are used as data bus. At first higher 4-bit (in
case of 8-bit bus mode, the contents of DB4-DB7) are transferred, then the lower 4-bit (in case of 8-bit bus mode,
the contents of DB0-DB3) are transferred. So transfer is performed twice. Busy Flag outputs "High" after the
second transfer are ended. Example of timing sequence is shown below.
RS
R/W
E
Internal Signal
DB7
D7 Busy
D3 AC3 D3AC3
Instruction Busy Flag Check Busy Flag Check Instruction
Internal Operation
No
Bus
y
D7
Figure 2. Example of 4-bit Bus Mode Timing Diagram
18
Page 19
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
APPLICATION INFORMATION
COM/SEG OUTPUT ROTATION MODE A
DDRAM Address Mode 0 (A = 0)
S21 S21
SEG1 SEG20 SEG21 SEG40 SEG41 SEG60 SEG61 SEG80
C8
S1
S20
S21 S40
S40 S20 S1S40S20S1
C16
S6A0072
Bottom View
C1
C9
(M0 = 0, M1 = 0)
19
Page 20
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
DDRAM Address Mode 1 (A = 1)
C8
C1
S1
S21S20S1
SEG1 SEG20 SEG21 SEG40
SEG41 SEG60 SEG80SEG61
S20
S21 S40
S40
S6A0072
Bottom View
(M0 = 0, M1 = 1)
C16
C9
20
Page 21
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
COM/SEG OUTPUT ROTATION MODE B
DDRAM Address Mode 0 (A = 0)
S20 S20
SEG1 SEG20 SEG21 SEG40 SEG41 SEG60 SEG61 SEG80
C16
S40
S21
S20 S1
S1 S21 S40S1S21S40
C8
S6A0072
Top View
C9
C1
(M0 = 1, M1 = 0)
21
Page 22
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
DDRAM Address Mode 1 (A = 1)
C16
C9
S40
S20S21S40
SEG1 SEG20 SEG21 SEG40
SEG41 SEG60 SEG80SEG61
S21
S20 S1
S1
S6A0072
Top View
(M0 = 1, M1 = 1)
C8
C1
22
Page 23
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
POWER SUPPLY FOR DRIVING LCD PANEL
V2
V3
VDD
V5
S6A0072
R
V1
R
R
R
V4
R
R = 1.5kΩ (Typ) ± 30%
23
Page 24
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
INITIALIZING
INITIALIZE BY INTERNAL POWER-ON-RESET CIRCUIT
When the power is turned on, S6A0072 is initialized automatically by power on reset circuit. During the
initialization, the following instructions are executed, and BF (Busy Flag) is kept "High" (busy state) up to the end
of initialization.
INITIALIZE FLOW
Display Clear
Write "20H" to all DDRAM
Set Functions
DL = 1: 8-bit bus mode
A = 0: DDRAM addressing mode 0
M0 = 0: COM/SEG output rotation mode A
M1 = 0: 1 line 16 character display mode
Control Display ON/OFF instruction
D = 0: Display OFF
C = 0: Cursor OFF
B = 0: Blink OFF
Set Entry Mode
I/D = 1: Increment by 1
S = 0: No entire display shift
INITIALIZE BY EXTERNAL HARDWARE RESET
If the "Low" signal is forced to reset terminal over a period of 1.2 ms then system will be initialized. And BF (Busy
Flag) is kept "High" (busy state) for 629 us after releasing the initializing sequence.
24
Page 25
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
INITIALIZING BY INSTRUCTION
8-bit Interface Mode
Power On
Wait for more than 20ms after
VDD rises to 4.5V
Wait for more than 30ms after
VDD rises to 2.7V
Function Set
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 1 DL(1) A * M1 M2
Wait for more than 39µs
Display ON/OFF Control
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 1 D C B
Wait for more than 39µs
Condition: fosc = 270kHz
4-bit interface
0
DL
8-bit interface
1
DDRAM addressing mode 0
0
A
DDRAM addressing mode 1
1
COM/SEG output rotation
0
M0
M1
mode A
COM/SEG output rotation
1
mode B
1-line 16 character display
0
mode
2-line 8 character display
1
mode
0
Display off
D
1
0
Display on
Cursor off
C
1
Cursor on
0
B
1
Blink off
Blink on
Clear Display
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 0 0 1
Wait for more than 631us
Entry Mode Set
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 0 1 I/D S
Initialization End
25
01Decrement mode
I/D
Increment mode
01Entire shift off
S
Entire shift on
Page 26
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
4-bit Interface Mode
Power On
Wait for more than 20ms after
VDD rises to 4.5V
Wait for more than 30ms after
VDD rises to 2.7V
Function Set (4-bit mode change)
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 1 DL(0) x x x x
Wait for more than 39
µ
s
Function Set (display mode set)
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 1 0 x x x x
0 0 A * M1 M0 x x x x
Wait for more than 39
µ
s
Display ON/OFF Control
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 x x x x
0 0 1 D C B x x x x
Wait for more than 39
µ
s
Condition: fosc = 270kHz
014-bit interface
DL
A
M0
M1
D
C
B
8-bit interface
DDRAM addressing mode
0
0
DDRAM addressing mode
1
1
COM/SEG output rotation
0
mode A
COM/SEG output rotation
1
mode B
1-line 16 character display
0
mode
2-line 8 character display
1
mode
0
1
0
1
0
1
Display off
Display on
Cursor off
Cursor on
Blink off
Blink on
Display Clear
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 x x x x
0 0 0 0 0 1 x x x x
Wait for more than 631
Entry Mode Set
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 0 0 x x x x
0 0 0 1 I/D S x x x x
µ
s
01Decrement mode
I/D
S
Increment mode
0
Entire shift off
1
Entire shift on
X: Open
Initialization End
*: Don't care
26
Page 27
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
FRAME FREQUENCY
1/16 Duty Cycle
1-line selection period
... ... 161532116154321
COM1
VCC
V1
V4
V5
..
1 Frame 1 Frame
1-line selection period = 160 clocks
One Frame = 40 x 16 x 3.7µs x 4 = 9.472ms (1 CLOCK = 3.7µs at fosc = 270KHz)
Frame frequency = 1/9.472ms = 105.6Hz
27
Page 28
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
MAXIMUM ABSOLUTE LIMIT
MAXIMUM ABSOLUTE POWER RATINGS
Characteristic Symbol Value Unit
Power supply voltage (1)
Power supply voltage (2)
Input voltage
VDD
V
LCD
-0.3 to +7.0 V
-0.3 to +13 V
VIN -0.3 to VDD+0.3
V
Voltage greater than above may damage to the circuit (VDD ≥ V2 ≥ V3 ≥ V5, V
TEMPERATURE CHARACTERISTICS
Characteristic Symbol Value Unit
T
T
OPR
STG
Operating temperature
Storage temperature
= VDD-V5)
LCD
-30 to +85
-55 to +125
°C
°C
28
Page 29
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS
TABLE 5. DC CHARACTERISTICS (VDD = 4.5 to 5.5V, Ta = -30 to +85°C)
Characteristic Symbol
Operating voltage
Supply current
Input voltage (1)
(except EXTCLK)
Input voltage (2)
(EXTCLK)
Input voltage (3)
(E pin)
Output voltage (1)
(DB0 - DB7)
Voltage drop
Input leakage current
VDD
IDD
Internal oscillation
(VDD = 5.0V, fosc = 270kHz)
V
IH1
V
IL1
V
IH2
V
IL2
V
IH3
V
IL3
V
IOH = -0.205(mA)
OH1
V
IOL = 1.6(mA)
OL1
Vd
Vd
COM
SEG
IO = ± 0.1(mA)
- - 1
IIL VIN = 0V - VDD
Condition Min Typ Max Unit
- 4.5 - 5.5 V
- 1.5 1.8 mA
-
0.7V
DD
-
VDD
V
- -0.3 - 0.8
-
VDD-1.0
-
VDD
V
- -0.2 - 1.0
-
0.8V
DD
-
- - -
VDD
0.2V
DD
V
2.4 - - V
- - 0.4
- - 1 V
-1 - 1
µA
Low input current
LCD driving voltage V2
IIN VIN = 0V, VDD = 5V (pull up)
VDD = 5V, V5 = 0V
-50 -125 -250
2.7 3.0 3.3 V
SEG output port
V3 1.7 2.0 2.3
Divide resistor
RB V
- V5 = 5V
DD
RB = (VDD-V5)/I
B
3.7 7.5 11.5
kΩ
IB = Divide resistor current
Internal clock
fIC VDD = 5V
190 270 350 kHz
(internal Rf)
V
LCD driving voltage
VDD – V5
LCD
3.0 - 11.0 V
29
Page 30
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
(VDD = 2.7 to 4.5V, Ta = -30 to +85°C)
Characteristic Symbol
Operating voltage
Supply current
Input voltage (1)
(except EXTCLK)
Input voltage (2)
(EXTCLK)
Input voltage (3)
(E pin)
Output voltage (1)
(DB0 - DB7)
Voltage drop
Input leakage current
Condition Min Typ Max Unit
VDD
IDD
Internal oscillation
- 2.7 - 4.5 V
(VDD = 3.0V, fosc = 270kHz)
V
IH1
V
IL1
V
IH2
V
IL2
V
IH3
V
IL3
V
IOH = -0.1(mA) 0.75 V
OH1
V
IOL = 0.1(mA)
OL1
Vd
Vd
COM
SEG
IO = ± 0.1(mA)
V
LCD
= 5V
-
- -0.3 - 0.4
-
- -0.2 -
-
- - - 0.4
IIL VIN = 0V - VDD
- 0.5 1.2 mA
0.7V
DD
VDD-1.0
0.8V
DD
DD
- -
-
-
-
- - V
VDD
VDD
0.2 V
VDD
0.2 V
DD
DD
- - 1 V
- - 1
-1 - 1
V
V
V
µA
Low input current
LCD driving voltage V2
IIN VIN = 0V, VDD = 3V (pull up)
VDD = 3V, V5 = -2V
-10 -50 -120
0.7 1.0 1.3 V
SEG output port
V3 -0.3 0 0.3
Divide resistor
RB V
- V5 = 5V
DD
RB = (VDD-V5)/I
B
3.7 7.5 11.5
kΩ
IB = Divide resistor current
Internal clock
fIC VDD = 5V
190 270 350 kHz
(internal Rf)
V
LCD driving voltage
VDD – V5
LCD
3.0 - 11.0 V
30
Page 31
16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER S6A0072
AC CHARACTERISTICS
Table 6. AC Characteristics (VDD = 4.5 TO 5.5V, TA = -30 TO +85°C)
Mode Item Symbol
Write mode E cycle time tc, 500 - - ns
Min Typ Max Unit
(refer to Figure 3) E rise/fall time tr, tf - - 20
E pulse width (high, low) tw 230 - -
R/W and RS setup time tsu1 40 - -
R/W and RS hold time th1 10 - -
Data setup time tsu2 80 - -
Data hold time th2 10 - -
Read mode E cycle time tc 500 - - ns
(refer to Figure 4) E rise/fall time tr, tf - - 20
E pulse width (high, low) tw 230 - -
R/W and RS setup time tsu 40 - -
R/W and RS hold time th 10 - -
Data output delay time
Data hold time
tD
tDH
- - 120
20 - -
Table 6. AC Characteristics (VDD = 2.7 TO 4.5V, TA = -30 TO +85°C)
Mode Item Symbol
Write mode E cycle time tc, 1000 - - ns
Min Typ Max Unit
(refer to Figure 3) E rise/fall time tr, tf - - 25
E pulse width (high, low) tw 450 - -
R/W and RS setup time tsu1 60 - -
R/W and RS hold time th1 20 - -
Data setup time tsu2 195 - -
Data hold time th2 10 - -
Read mode E cycle time tc 1000 - - ns
(refer to Figure 4) E rise/fall time tr, tf - - 25
E Pulse width (high, low) tw 450 - -
R/W and RS setup time tsu 60 - -
R/W and RS hold time th 20 - -
Data output delay time
Data hold time
tD
tDH
- - 360
5 - -
31
Page 32
S6A0072 16COM/40SEG DOT MATRIX LCD CONTROLLER & DRIVER
V
RS
R/W
E
DB0 - DB7
IH1
V
IL1
t
su1
V
IL1
t
w
V
IH1
V
IL1
t
r
V
IH1
V
IL1
V
V
t
su2
Valid Data
IH1
IL1
t
h1
V
IL1
t
h1
t
f
V
t
h2
V
IH1
V
t
c
IL1
IL1
Figure 3. Write Mode Timing Diagram
V
RS
R/W
E
DB0 - DB7
IH1
V
IL1
t
su
V
IH1
t
w
IH1
V
V
IL1
r
t
t
D
V
OH1
V
OL1
IH1
V
V
IL1
Valid Data
h
t
V
IH1
t
h
t
f
V
DH
t
V
OH1
V
t
c
OL1
IL1
Figure 4. Read Mode Timing Diagram
32
Loading...