Datasheet S5C7221X01-V0B0, S5C7221X01-V0T0 Datasheet (Samsung)

TIMING & SYNC. GENERATOR FOR B/W CCD S5C7221X01

INTRODUCTION

The S5C7221X01 is a Vertical CCD Driver LSI which is fabricated by CMOS
process for high voltage

FEATURES

• Includes voltage source circuit for CCD image sensor

• Input voltage : 5V / 3.3V

• Package : 20 SSOP

ORDERING INFORMATION

Device Package Operating

S5C7221X01-V0B0
S5C7221X01-V0T0

BLOCK DIAGRAM

20-SSOP-225

20-SSOP-225

-20 °C − 85 °C

GND

XSUB

XV2
XV1

XSG1

XV3

XSG3

XV4

VCP

DCIN

10

1
2
3
4
5
6
7
8
9

20
19
18
17
16
15
14
13
12
11

VHH
VSUB
VEE

Φ V2
Φ V1

VME

Φ V3
Φ V4

VHH
DCOUT

1

S5C7221X01 TIMING & SYNC. GENERATOR FOR B/W CCD

PIN DESCRIPTION

Pin Symbol I/O Description Remark

1 GND - Ground control
2 Xsub I Output Control (Vsub)
3 XV2 I Output Control (ΦV2)
4 XV1 I Output Control (ΦV1)
5 XSG1 I Output Control (ΦV1)

6 XV3 I Output Control (Φ V3)
7 XSG3 I Output Control ( ΦV3)
8 XV4 I Output Control (Φ V4)

9 VCP I Power of amp
10 DCIN I OP-Amp input (internal pull-down resistor)
11 DCOUT O OP-Amp output
12 VHH - Power (15V)
13 ΦV4 O High Voltage Output (2 level :VME, VEE)
14 ΦV3 O High Voltage Output ( 3 level : VME, VEE, VHH)
15 VME - Power (0V)
16 ΦV1 O High Voltage Output (3 level : VME, VEE, VHH)
17 ΦV2 O High Voltage Output (2 level : VME, VEE)
18 VEE - Power (-8.5V)
19 Vsub O High Voltage Output ( 2 level : VEE, VHH)
20 VHH - Power (15V)

ABSOLUTE MAXIMUM RATINGS ( Ta = 25°C )

Characteristics Symbol Value Unit

VEE 0 − -10

Supply Voltage VHH -0.3 − VEE +35

VME VEE -0.3 − 3.0

VI -0.3 − VHH +0.3

Input Voltage

VCP -0.3 − VEE+35

V

Output Voltage ΦV1, ΦV2, Φ V3, ΦV4, ΦVsub VEE -0.3 − VHH +0.3
OP-Amp output Current I
Operating Temperature T
Storage Temperature T

OUT

OPR
STG

±5 mA

-25 − +85

-45 − +120

2

°C

TIMING & SYNC. GENERATOR FOR B/W CCD S5C7221X01

LOGIC FUNCTION TABLE

INPUT OUTPUT

XV1,3 XSG1,3 XV2,4 XSUB Φ V1, 3 ΦV2, 4 VSUB

L L - - VHH - ­H L - - Z - ­L H - - VME - ­H H - - VEE - -

- - L - - VME -

- - H - - VEE -

- - - L - - VHH

- - - H - - VEE

AC CHARACTERISTICS

( VHH = 15V, VME = GND, VEE = - 8.5V ; Ta = 25°C )

Description Symbol Test Conditions Min Typ Max Unit

TPLM NO LOAD (1) 10 40 70

TPMH NO LOAD (1) 10 30 70

TPLH NO LOAD (1) 10 40 100

Delay time

TPML NO LOAD (1) 10 100 200

TPHM NO LOAD (1) 10 100 180

TPHL NO LOAD (1) 10 60 100

TTLM VEE → VME (1) 400 700 930 ns

TTMH VME → VHH (1) 400 650 930

TTLH VEE → VHH (1) 10 50 100

Rising time

TTML VME → VEE (1) 200 300 500

TTHM VHH → VME (1) 400 600 820

TTHL VHH → VEE (1) 10 50 100

Output noise Voltage

VCLH, VCLL

VCMH, VCML

(2) - - 0.5 V

NOTES:

1. Refer to Timing Diagram

2. Refer to Noise Diagram

3

TIMING & SYNC. GENERATOR FOR B/W CCD S5C7221X01

DC CHARACTERISTICS

( VHH = 15V, VME = GND, VEE = -8.5, VCP = 22V, Ta = 25 °C )

Description Symbol Test Conditions Min Typ Max Unit

Supply Voltage

VHH 14.5 15 15.5

VEE -9.5 -8.5 -7.5
Input Voltage VCP When VCP is used VHH 22 23.5 V
High level input voltage VIH (*3) 2.3 - ­Low level input voltage VIL (*3) - - 1.2

II VIN = 0 − 5V (*3) -1.0 0.0 1.0

Operation Current

µA

IDCIN VDCIN = 1.0V 80 100 140

IHH (*1) - 2.0 3.5

Operation Current IME (*1) - 4.5 5.0

IEE (*1) -8.5 -6.5 -

IOL ΦV1 − 4 = -8.0V 25 37 ­IOM1 ΦV1 − 4 = -0.5V - -15 -10 mA
IOM2 Φ V1, 3 = 0.5V 9 13.5 -

Output Current

IOH Φ V1, 3 = 14.5V - -18 -12

IOSL VSUB = -8.0V 12 18 -

IOSH VSUB = 14.5V - -10.5 -7

Op-Amp Gain G IOUT = -200µA x 3.8 x 4.2 x 4.7

Gain Variation

∆G Ta= -20 − 75°C (*2),

Iout= -200µA,VDCIN = 1.0 − 4.5V

-3 - +3 %

Operation Current IVCP VDCIN = 1.0 − 4.5V, Iout = 0µA 0.08 - 1.0 mA

NOTES:

1. Refer to test circuit. Shutter speed : 1/100000 SEC

2. Refer to OP-AMP Gain characteristics

3. XV1 − 4, XSG1 , XSG3, XSUB PIN

4

S5C7221X01 TIMING & SYNC. GENERATOR FOR B/W CCD

TIMING DIAGRAM

XV1 - 4

XSG1,3

Φ V1,3

Φ

V2,4

VSUB

5V

5V

VHH

VME

VEE
VME

VEE
5V

XSUB

GND

VHH

VEE

GND

GND

TPLM

TPLM

TPLH
TTLH

50%

10%

50%

10%

90%

90%

TTLM

TTLM

10%

TPMH

90%

TTMH

TPHL

50% 50%

10% 10%

50%

90%

10%

90%

50%

TPHM

TTHM

TPML TTML

90%

10%

TPHL TTHL

90%

10%

TTHL

NOISE DIAGRAM

5

VCMH

VCML

VME

VCLH VCLL

VEE

TIMING & SYNC. GENERATOR FOR B/W CCD S5C7221X01

TEST CIRCUIT

C2

C1

C1

R1

C2

C2

0V

R1

R2

C2

500pF

R1

VDD2(15V)

VEE(-8.5V)

20 19 18 17 16 15 14 13 12 11

S5C7221X01

1 2 3 4 5 6 7 8 9 10

Timing Generator

C1C1

R1

VCP(22V)

R1 : 27 Ω
R2 : 5 Ω
C1 : 1500pF
C2 : 3300pF

VDD1(15V)

OP- AMP GAIN CHARACTERISTICS

25.0 (V)

Output Voltage (2.5/div)

Iout = 0uA

Ta = -20 - 75 C

5.0 (V)

Input Voltage (0.5/div)

6

S5C7221X01 TIMING & SYNC. GENERATOR FOR B/W CCD

APPLICATION CIRCUIT

VHH (15V)

VEE (-8.5)

XSUB

XV2

XV1

XSG1

XV3

XSG3

GND

1

XSUB

2

3

4

5

6

7

2

XV2

3

XV1

4

XSG1

5

XV3

6

XSG3

7

VHH

VSUB

VEE

Φ V2

Φ V1

VME

S5C7221X01

Φ V3

20

1µ/35V

19

18

17

16

15

14

TIMING GENERATOR

XV4

10

8

VCP

9

DCIN

XV4

0.1 µF

* In case of DCOUT ≤ VHH - 1.0V , VCP PIN connects with VHH.

8

VDD (5V)

47k Ω

Φ V4

VHH

DCOUT

13

12

IN4148

11

Warning : When voltage is biased, You must keep this flow.
If the flow is interrupted, negative voltage is applied to CCD image sensors SUB.

VSUB

Φ V2

Φ V1

CCD

Φ V3

Φ V4

100k Ω

t1

15V (VHH)

20%

0V (VME)

20%

t2

* t1 > t2 > 10ms

7

-8.5V (VEE)

TIMING & SYNC. GENERATOR FOR B/W CCD S5C7221X01

050 + 0.20

PACKAGE DIMENSIONS

unit : mm

#11#20

0~8

_

6.40 + 0.30

# 1 #10

_

4.40 + 0.20

0.15

+ 0.10

- 0.05

5.72

_

(0.30)

_

6.50 + 0.20

_

0.22 + 0.10

0.65

_

1.50 + 0.20

0.05MIN

1.85MAX

0.10 MAX

8