Page 1
PN7101
High and Low Side Driver
General Description
The PN7101 is a high voltage, high speed power MOSFET and IGBT driver based on P_SUB P_EPI process. The floating
channel driver can be used to drive two N-channel power MOSFET or IGBT independently which operates up to 600 V.
Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high
pulse current buffer stage designed for minimum driver cross -conduction. Propagation delays are matched to simplify use
in high frequency applications.
Features
z Fully operational to +600 V
z 3.3 V logic compatible
z dV/dt Immunity ±50 V/nsec
z Floating channel designed for bootstrap operation
z Gate drive supply range from 10 V to 20 V
z UVLO for low side channel
z Output Source / Sink Current Capability 300 mA /
600mA
z Independent Logic Inputs to Accommodate All
Topologies
z -5V negative Vs ability
z Matched propagation delay for both channels
Applications
z Small and medium- power motor driver
z Power MOSFET or IGBT driver
Packages/Order information
Part number Order Code Package
PN7101 PN7101SEC-R1 SOIC8
T ypical Application Circuit
Version2.1
1 / 6 5/14/2015
Page 2
PN7101
Pin Description
PIN NO. PIN NAME PIN FUNCTION
1 VCC Low side and main power supply
2 HIN Logic input for high side gate driver output (HO)
3 LIN Logic input for low side gate driver output (LO)
4 COM Ground
5 LO Low side gate drive output, in phase with LIN
6 VS High side floating supply return or bootstrap return
7 HO High side gate drive output, in phase with HIN
8 VB High side floating supply
Functional Block Diagram
Version2.1
2 / 6 5/14/2015
Page 3
PN7101
Absolute Maximum Ratings
Symbol Definition MIN. MAX. Units
VB High side floating supply -0.3 622
VS High side floating supply return VB - 25 VB + 0.3
VHO High side gate drive output VS -0.3 VB + 0.3
VCC Low side and main power supply -0.3 22
VLO Low side gate drive output -0.3 VCC + 0.3
VIN Logic input of HIN & LIN -0.3 VCC + 0.3
dVS/dt Allowable Offset Supply Voltage Transient -- 50 V/ns
ESD
PD Package Power Dissipation @ TA ≤25°C 8 Lead SOIC -- 0.625 W
RthJA Thermal Resistance Junction to Ambient 8 Lead SOIC -- 200 °C /W
TJ Junction Temperature -- 150
TS Storage Temperature -55 150
TL Lead Temperature (Soldering, 10 seconds) -- 300
[Note1]
HBM Model 2.5 kV
Machine Model 200 V
Note 1: Exceeding these ratings may damage the device.
V
°C
Recommended Operating Conditions
Symbol Definition MIN. MAX. Units
VB
VS
VHO
VCC
VLO
VIN
TA
High side floating supply
High side floating supply return
High side gate drive output voltage
Low side supply
Low side gate drive output voltage
Logic input voltage(HIN & LIN)
Ambient temperature
Dynamic Electrical Characteristics
V
(VCC, VBS) = 15V, CL = 1000 pF and TA = 25°C unless otherwise specified.
BIAS
Symbol Definition TYP. MAX. Units
t
High side turn-on propagation delay 160 220
onH
t
High side turn-off propagation delay 150 220
offH
t
Low side turn-on propagation delay 160 220
onL
t
Low side turn-off propagation delay 150 220
offL
MT Delay matching 20 50
tr Turn-on rise time 60 90
tf Turn-off fall time 40 80
V
+10 VS +20
S
- 600
V
V
S
10 20
0 V
0 V
-40 125
CC
CC
B
℃
ns
V
Version2.1
3 / 6 5/14/2015
Page 4
PN7101
Static Electrical Characteristics
V
(VCC, VBS) = 15V, CL = 1000 pF and T
BIAS
Symbol Definition MIN. TYP. MAX. Units
VIH Logic “1”(HIN & LIN) input voltage 2.5 - -
VIL Logic “0” (HIN & LIN) input voltage - - 0.8
VOH High level output voltage, V
VOL Low level output voltage, V
I
Quiescent VCC supply current - 170 270
QCC
I
Quiescent VB supply current - 50 80
QBS
ILK Leakage current from VS(600V) to GND - 10
I
Logic “1” input bias current - 6 10
IN+
I
Logic “0” input bias current - - 1
IN-
V
CCU+
V
- 8 -
CCU-
IO+ Output high short circuit pulsed current 300
IO- Output low short circuit pulsed current 600
V
supply UVLO threshold
CC
= 25°C unless otherwise specified.
A
- VO - - 0.3
BIAS
O
- - 0.3
- 8.7 -
V
uA
mA
Logic Function & Timing Spec
Version2.1
4 / 6 5/14/2015
Page 5
PN7101
Package Information
SOIC8 Package Dimensions
Size
Symbol
Package outlines
MIN(mm) MAX(mm)
A 1.499 1.750 e 1.27TYP
A1 0.102 0.249 h - -
A2 1.397 - h1 0.254 0.457
b 0.406TYP L 0.406 0.889
c 0.2TYP Θ1 12ºTYP
D 4.852 4.952 Θ2 12ºTYP
E 5.842 6.198 Θ3 0 8
E1 3.877 3.997 Θ4 45
Size
Symbol
MIN(mm) MAX(mm)
Mark Package
PN7101
ABYWX
Note：AB：Product code，Y：Year code； W：Week code； X：Package code
Version2.1
SOIC8
5 / 6 5/14/2015
Page 6
PN7101
Important Notice
Mosway Technologies Ltd. reserves the right to make changes without further notice to any products or specifications
herein. Mosway Technologies Ltd. does not assume any responsibility for use of any its products for any particular purpose,
nor does Mosway Technologies Ltd. assume any liability arising out of the application or use of any its products or circuits.
Mosway Technologies Ltd. does not convey any license under its patent rights or other rights nor the rights of others.
Version2.1
6 / 6 5/14/2015
Page 7
Loading...