Datasheet PI74LPT16501A, PI74LPT16501V Datasheet (PERICOM)

PI74LPT16501

18-BIT REGISTERED TRANSCEIVERS

1

PS2071A 01/16/97

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

1
2

3

4
5

6

7
8
9
10
11
12
13
14
15

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI74LPT16501

Fast CMOS 18-Bit Registered Transceivers

Product Features

• Compatible with LCX™ and LVT™ families of products

• Supports 5V Tolerant Mixed Signal Mode Operation
– Input can be 3V or 5V
– Output can be 3V or connected to 5V bus

• Advanced Low Power CMOS Operation

• Excellent output drive capability:
Balanced drives (24 mA sink and source)

• Pin compatible with industry standard double-density
pinouts

• Low ground bounce outputs

• Hysteresis on all inputs

• Industrial operating temperature range: –40°C to +85°C

• Multiple center pins and distributed Vcc/GND pins
minimize switching noise

• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)

Product Description

Pericom Semiconductor’s PI74LPT series of logic circuits are pro­duced in the Company’s advanced 0.6 micron CMOS technology,
achieving industry leading speed grades.

The PI74LPT16501 is an 18-bit registered bus transceiver designed
with D-type latches and flip-flops to allow data flow in transparent,
latched, and clocked modes. The Output Enable (OEAB and
OEBA, Latch Enable (LEAB and LEBA) and Clock (CLKAB and
CLKBA) inputs control the data flow in each direction. When
LEAB is HIGH, the device operates in transparent mode for A-to­B data flow. When LEAB is LOW, the A data is latched if CLKAB
is held at a HIGH or LOW logic level. The A bus data is stored in
the latch/flip-flop on the LOW-to-HIGH transition of CLKAB, if
LEAB is LOW. OEAB performs the output enable function on the
B port. Data flow from B port to A port is similar using OEBA,
LEBA and CLKBA. This high-speed, low power device offers a
flow-through organization for ease of board layout.

The PI74LPT16501 can be driven from either 3.3V or 5.0V devices
allowing this device to be used as a translator in a mixed

3.3V/5.0V system.

Logic Block Diagram

LEAB

CLKAB

OEBA

LEBA

CLKBA

OEAB

D

C

D

C

A

1

D

C

D

C

B

1

TO 17 OTHER CHANNELS

PI74LPT16501

18-BIT REGISTERED TRANSCEIVERS

2

PS2071A 01/16/97

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

Product Pin Description

Pin Name Description

OEAB A-to-B Output Enable Input
OEBA B-to-A Output Enable Input (Active LOW)
LEAB A-to-B Latch Enable Input
LEBA B-to-A Latch Enable Input
CLKAB A-to-B Clock Input
CLKBA B-to-A Clock Input
Ax A-to-B Data Inputs or B-to-A 3-State Outputs
Bx B-to-A Data Inputs or A-to-B 3-State Outputs
GND Ground
VCC Power

Inputs Outputs

OEAB LEAB CLKAB Ax Bx

LXXX Z
HHXL L
HHXH H
HL↑ LL
HL↑ HH
HLLX B

(2)

HLHX B

(3)

Truth Table

(1,4)

Notes:

1. A-to-B data flow is shown. B-to-A data flow is similar but
uses OEBA, LEBA, and CLKBA.

2. Output level before the indicated steady-state input condi­tions were established.

3. Output level before the indicated steady-state input condi­tions were established, provided that CLKAB was HIGH
before LEAB went LOW.

4. H= High Voltage Level
L = Low Voltage Level
Z = High Impedance

↑ = LOW-to-HIGH Transition

OEAB

LEAB

A

0

GND

A

1

A2

VCC

A3
A4
A5

GND

A

6

A7
A8

A9
A10
A11

GND

A

12

A13
A14

VCC

A15
A16

GND

A

17

OEBA

LEBA

GND
CLKAB
B

0

GND
B

1

B2
VCC
B3
B4
B5
GND
B

6

B7
B8
B9
B10
B11
GND
B

12

B13
B14
VCC
B15
B16
GND
B

17

CLKBA
GND

Product Pin Configuration

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34

33
25
26
27
28

32

31

30

29

56-PIN

V56
A56

PI74LPT16501

18-BIT REGISTERED TRANSCEIVERS

3

PS2071A 01/16/97

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

1
2

3

4
5

6

7
8
9
10
11
12
13
14
15

DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 2.7V to 3.6V)

Parameters Description Test Conditions

(1)

Min. Typ

(2)

Max. Units

VIH Input HIGH Voltage (Input pins) Guaranteed Logic HIGH Level 2.2 — 5.5 V

Input HIGH Voltage (I/O pins) 2.0 — 5.5 V

VIL Input LOW Voltage Guaranteed Logic LOW Level –0.5 — 0.8 V

(Input and I/O pins)

IIH Input HIGH Current (Input pins) VCC = Max. VIN = 5.5V — — ±1 µA

Input HIGH Current (I/O pins) VCC = Max. VIN = VCC ——±1µA

IIL Input LOW Current (Input pins) VCC = Max. VIN = GND — — ±1 µA

Input LOW Current (I/O pins) VCC = Max. VIN = GND — — ±1 µA
IOZH High Impedance Output Current VCC = Max. VOUT = 5.5V — — ±1 µA
IOZL (3-State Output pins) VCC = Max. VOUT = GND — — ±1 µA
VIK Clamp Diode Voltage VCC = Min., IIN = –18 mA — –0.7 –1.2 V
IODH Output HIGH Current VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V

(3)

–36 –60 –110 mA

IODL Output LOW Current VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V

(3)

50 90 200 mA

VOH Output HIGH Voltage VCC = Min. IOH = –0.1 mA Vcc-0.2 — — V

VIN = VIH or VIL IOH = –3 mA 2.4 3.0 — V
VCC = 3.0V, IOH = –8 mA 2.4

(5)

3.0 — V

VIN = VIH or VIL IOH = –24 mA 2.0 — —

VOL Output LOW Voltage VCC = Min. IOL = 0.1 mA — — 0.2 V

VIN = VIH or VIL IOL = 16 mA — 0.2 0.4 V

IOL = 24 mA — 0.3 0.5 V

IOS Short Circuit Current

(4)

VCC = Max.

(3)

, VOUT = GND –60 –85 –240 mA

IOFF Power Down Disable VCC = 0V, VIN or VOUT

≤≤

≤≤

≤ 4.5V — — ±100 µA

VH Input Hysteresis — 150 — mV

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Note:

Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the de­vice. This is a stress rating only and functional opera­tion of the device at these or any other conditions
above those indicated in the operational sections of
this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. VOH = VCC – 0.6V at rated current.

Storage Temperature............................................................. –55°C to +125°C

Ambient Temperature with Power Applied............................ –40°C to +85°C

Supply Voltage to Ground Potential (Inputs & Vcc Only)......–0.5V to +7.0V

Supply Voltage to Ground Potential (Outputs & D/O Only) ..–0.5V to +7.0V

DC Input Voltage ....................................................................–0.5V to +7.0V

DC Output Current ..............................................................................120 mA

Power Dissipation.................................................................................... 1.0W

PI74LPT16501

18-BIT REGISTERED TRANSCEIVERS

4

PS2071A 01/16/97

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

Power Supply Characteristics

Parameters Description Test Conditions

(1)

Min. Typ

(2)

Max. Units

ICC Quiescent Power Supply Current VCC = Max. VIN = GND or VCC 0.1 10 µA
∆ICC Quiescent Power Supply Current VCC = Max. VIN = VCC – 0.6V

(3)

2.0 30 µA

TTL Inputs HIGH

ICCD Dynamic Power Supply

(4)

VCC = Max., VIN = VCC 50 75 µA/
Outputs Open VIN = GND MHz

XOE = GND

One Bit Toggling
50% Duty Cycle

IC Total Power Supply VCC = Max., VIN = VCC – 0.6V 0.6 2.3 mA

Current

(6)

Outputs Open VIN = GND
fI = 10 MHZ
50% Duty Cycle

XOE = GND

One Bit Toggling
VCC = Max., VIN = VCC – 0.6V 2.1 4.7

(5)

Outputs Open VIN = GND
fI = 2.5 MHZ
50% Duty Cycle

XOE = GND

16 Bits Toggling

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Per TTL driven input; all other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC =IQUIESCENT + IINPUTS + IDYNAMIC

IC = ICC + ∆ICC DHNT + ICCD (fCP/2 + fINI)
ICC = Quiescent Current (ICCL, ICCH and ICCZ)
∆ICC = Power Supply Current for a TTL High Input
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
NCP = Number of Clock Inputs at fCP
fI = Input Frequency
NI = Number of Inputs at fI
All currents are in milliamps and all frequencies are in megahertz.

PI74LPT16501

18-BIT REGISTERED TRANSCEIVERS

5

PS2071A 01/16/97

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

1
2

3

4
5

6

7
8
9
10
11
12
13
14
15

LPT16501 LPT16501A LPT16501C

Com. Com. Com. Preliminary

Parameters Description Conditions

(2)

Min

(3)

Max Min

(3)

Max Min

(3)

Max Unit

t

MAX

CLKAB or CLKBA frequency CL = 50 pF — 100 — 150 — 150 MHz

t

PLH

Propagation Delay RL = 500

Ω

1.5 6.5 1.5 5.1 1.5 4.6 ns

t

PHL

AX to BX or AX to B

X

t

PLH

Propagation Delay 1.5 7.5 1.5 5.6 1.5 5. 3 ns

t

PHL

LEBA to AX, LEAB to B

X

t

PLH

Propagation Delay 1.5 8.0 1.5 5.6 1.5 5. 3 ns

t

PHL

CLKBA to AX, CLKAB to B

X

t

PZH

Output Enable Time 1.5 8.0 1. 5 6 .0 1.5 5.6 ns

t

PZL

OEBA to AX, OEAB to B

X

t

PHZ

Output Disable Time

(4)

1.5 7.5 1.5 5.6 1.5 5.2 ns

t

PLZ

OEBA to AX, OEAB to B

X

t

SU

Setup Time HIGH or LOW 4. 0 — 3.0 — 3.0 — ns
Ax to CLKAB, Bx to CLKBA

t

H

Hold Time HIGH or LOW 0 — 0 — 0 — ns
Ax to CLKAB, Bx to CLKBA

t

SU

Setup Time Clock HIGH 4.0 — 3.0 — 3.0 — ns
HIGH or LOW
Ax to LEAB, Clock LOW 1.5 — 1.5 — 1. 5 — ns
Bx to LEBA

t

H

Hold Time HIGH or LOW 1.5 — 1.5 — 1.5 — ns
Ax to LEAB, Bx to LEBA

t

W

LEAB or LEBA Pulse Width 3.0 — 3.0 — 3.0 — n s
HIGH

(4)

t

W

CLKAB or CLKBA Pulse Width 3.0 — 3.0 — 3.0 — ns
HIGH or LOW

(4)

tSK(O) Output Skew

(5)

— 0.5 — 0.5 — 0.5 ns

Notes:

1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, normal range. For Vcc = 2.7V, extended range, all
Propagation Delays and Enable/Disable times should be degraded by 20%.

2. See test circuit and waveforms.

3. Minimum limits are guaranteed but not tested on Propagation Delays.

4. This parameter is guaranteed but not production tested.

5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

PI74LPT16501 Switching Characteristics over Operating Range

(1)

Note:

1. This parameter is determined by device characterization but is not production tested.

Capacitance (TA = 25°C, f = 1 MHz)

Parameters

(1)

Description Test Conditions Typ. Max. Units

CIN Input Capacitance VIN = 0V 4.5 6 pF
COUT Output Capacitance VOUT = 0V 5.5 8 pF

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax [phone] • http://www.pericom.com