Page 1
1
PS8126 07/16/97
Product Description
Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The PI74ALVCH16820 is a 10-bit flip-flop designed for 2.3V to
3.3V Vcc operation. The PI74ALVCH16820 is designed with
edge-triggered D-type flip-flops. On the positive transition of
clock (CLK) input, the device provides true data at the Q outputs.
A buffered output-enable (OE) input can be used to place the ten
outputs in either a normal logic state (HIGH or LOW level) or a
high-impedance state. In the high-impedance state, the outputs
neither load nor drive the bus lines significantly. The highimpedance state and increased drive provide the capacity to drive
bus lines without the need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in
the high-impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pullup resistor; the
minimum value of the resistor is determined by the current sinking
capability of the driver.
The PI74ALVCH16820 has “Bus Hold” which retains the data
input’s last state whenever the data input goes to high-impedance
preventing “floating” inputs and eliminating the need for pullup/
down resistors.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Product Features
• PI74ALVCH16820 is designed for low voltage operation
•VCC = 2.3V to 3.6V
• Hysteresis on all inputs
• Typical VOLP (Output Ground Bounce) < 0.8V
at VCC = 3.3V, TA = 25°C
• Typical VOHV (Output VOH Undershoot) < 2.0V
at VCC = 3.3V, TA = 25°C
• Bus Hold retains last active bus state during 3-state
eliminates the need for external pullup resistors
• Industrial operation at –40°C to +85°C
• Packages available:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 300 mil wide plastic SSOP (V)
PI74ALVCH16820
3.3V 10-Bit Flip-Flop with Dual Outputs
and 3-State Outputs
Logic Block Diagram
Page 2
2
PS8126 07/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16820
3.3V 10-BIT FLIP-FLOP WITH
DUAL OUTPUTS AND 3-STATE OUTPUTS
stupnIstuptuO
nEOKLCD nQ
L
HH
L
LL
LLX Q
0
HXX Z
Pin Name Description
OE Output Enable Input (Active LOW)
CLK Clock Input (Active HIGH)
Dx Data Inputs
Qx 3-State Outputs
GND Ground
VCC Power
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
25
26
27
28
32
31
30
29
Product Pin Description
Truth Table
(1)
Note:
1. H = High Signal Level
L = Low Signal Level
X = Irrelevant
Z = High Impedance
↑ = LOW-to-HIGH Transition
n = 1,2
Product Pin Configuration
56-PIN
V56
A56
1OE
1Q1
1Q2
GND
2Q1
2Q2
VCC
3Q1
3Q2
4Q1
GND
4Q2
5Q1
5Q2
6Q1
6Q2
7Q1
GND
7Q2
8Q1
8Q2
VCC
9Q1
9Q2
GND
10Q1
10Q2
2OE
CLK
D1
NC
GND
D2
NC
VCC
D3
NC
D4
GND
NC
D5
NC
D6
NC
D7
GND
NC
D8
NC
VCC
D9
NC
GND
D10
NC
NC
Page 3
PI74ALVCH16820
3.3V 10-BIT FLIP-FLOP WITH
DUAL OUTPUTS AND 3-STATE OUTPUTS
3
PS8126 07/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ± 10%)
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient and maximum loading.
3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.
Storage Temperature...................................................... –65°C to +150°C
Ambient Temperature with Power Applied .................... –40°C to +85°C
Input Voltage Range, VIN ...........................................–0.5V to VCC+0.5V
Output Voltage Range, VOUT .....................................–0.5V to VCC+0.5V
DC Input Voltage.............................................................. –0.5V to +5.0V
DC Output Current ........................................................................100 mA
Power Dissipation ..............................................................................1.0W
sretemaraPnoitpircseDsnoitidnoCtseT
)1(
.niM.pyT
)2(
.xaMstinU
V
CC
egatloVylppuS3.26.3V
V
IH
)3(
HGIHtupnI
egatloV
V
CC
V7.2otV3.2=
7.1V
V
CC
V6.3otV7.2=0.2V
V
IL
)3(
WOLtupnI
egatloV
V
CC
V7.2otV3.2=
7.0V
V
CC
V6.3otV7.2=8.0V
V
IN
)3(
egatloVtupnI0V
CC
V
V
OUT
)3(
egatloVtuptuO0V
CC
V
V
OH
tuptuO
HGIH
egatloV
I
OH
001-= m V,A
CC
=.xaMot.niMV
CC
2.0-
V
V
IH
I,V7.1=
OH
6-=V,Am
CC
=V3.20.2
V
IH
I,V7.1=
OH
21-=V,Am
CC
=V3.27.1
V
IH
I,V0.2=
OH
21-=V,Am
CC
=V7.22.2
V
IH
I,V0.2=
OH
21-=V,Am
CC
=V0.34.2
V
IH
I,V0.2=
OH
42-=V,Am
CC
=V0.30.2
V
OL
tuptuO
WOL
egatloV
I
OL
001= m V,AIL=.xaMot.niM2.0
V
V
IL
I,V7.0=
OL
6=V,Am
CC
=V3.24.0
V
IL
I,V7.0=
OL
21=V,Am
CC
=V3.27.0
V
IL
I,V8.0=
OL
21=V,Am
CC
=V7.24.0
V
IL
I,V8.0=
OL
42=V,Am
CC
=V0.355.0
I
OH
)3(
tuptuO
HGIH
tnerruC
V
CC
V3.2=21-
AmV
CC
V7.2=21-
V
CC
V0.3=42-
I
OL
)3(
tuptuO
WOL
tnerruC
V
CC
V3.2=21
Am
V
CC
V7.2=42
V
CC
V0.3=42
I
IN
tnerruCtupnI
V
INV=CC
V,DNGro
CC
V6.3=
5±
mA
I
IN(HOLD
)
tupnI
dloH
tnerruC
V
IN
V,V7.0=
CC
V3.2=54
mA
V
IN
V,V7.1=
CC
V3.2=54-
V
IN
V,V8.0=
CC
V0.3=57
V
IN
V,V0.2=
CC
V0.3=57-
V
IN
0=otV,V6.3
CC
V6.3=005±
I
OZ
tnerruCtuptuO
)stuptuOetatS-3(
V
OUT
CCV=ro,DNGVCCV6.3=01±
mA
ccItnerruCylppuS
V
CC
=V6.3I,
OUT
0= mA,
V
IN
VroDNG=
CC
04
mA
D ccI
tnerruCylppuS
LTT@tupnIrep
HGIH
V
CC
V0.3=ot6.3V
VtatupnIenO
CC
-V6.0
VtastupnIrehtO
CC
DNGro
057
mA
C
I
stupnIlortnoC
V
INV=CC
V,DNGro
CC
V3.3=
5.3
Fp
stupnIataD 6
C
O
stuptuOV
OV=CC
V,DNGro
CC
V3.3=7Fp
Page 4
4
PS8126 07/16/97
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74ALVCH16820
3.3V 10-BIT FLIP-FLOP WITH
DUAL OUTPUTS AND 3-STATE OUTPUTS
sretemaraP
morF
)TUPNI(
oT
)TUPTUO(
V2.0±V5.2=CCVV7.2=CCVV3.0±V3.3=CCV
stinU
.niM
)2(
.xaM
.niM
)2(
.xaM
.niM
)2(
.xaM
f
MAX
051051051zHM
t
PD
KLCQ0.15.65.50.18.4sn
t
EN
EOQ 0.19.61.60.10.5sn
t
DIS
EOQ 3.19.50.50.15.4sn
Timing Requirements over Operating Range
Switching Characteristics over Operating Range
(1)
Operating Characteristics, TA= 25°C
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
Notes:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Recommended operating condition.
sretemaraPnoitpircseD
02861HCVLA
stinU
V
CC
V2.0±V5.2=V
CC
V7.2=VCCV3.0±V3.3=
niMxaMniMxaMniMxaM
f
KCOLC
ycneuqerFkcolC005100510 051zHM
t
W
noitarudesluP
wolrohgihKLC
3.33.33.3sn
t
US
emitputeS
KLCerofebatad
7.18.14.1sn
t
H
emitdloH
KLCretfaatad
1.11.10.1sn
D /t Dv
)3(
llaFroesiRnoitisnarTtupnI001V/sn
sretemaraPsnoitidnoCtseT
V5.2=ccV
V2.0±
V3.3=ccV
V3.0±
tinU
lacipyTlacipyT
rewoPdpC
noitapissiD
ecnaticapaC
stuptuO
delbanE
C
L
zHM01=f,Fp05=
0636
Fp
stuptuO
delbasiD
8364
Loading...