Datasheet PI74ALVCH162268A, PI74ALVCH162268V Datasheet (PERICOM)

1

PS8352 11/04/98

Product Description

Pericom Semiconductor’s PI74ALVCH series of logic circuits are
produced in the Company’s advanced 0.5 micron CMOS
technology, achieving industry leading speed.

This 12-bit to 24-bit registered bus exchanger is designed for 2.3V
to 3.6V V

cc

operation.

The PI74ALVCH162268 is used for applications in which data
must be transferred from a narrow high-speed bus to a wide, lower
frequency bus.

The device provides synchronous data exchange between the two
ports. Data is stored in the internal registers on the low-to-high
transition of the clock (CLK) input when the appropriate clock
enable (CLKEN) inputs are low. The select (SEL) line is
synchronous with CLK and selects 1B or 2B input data for the A
outputs.

For data transfer in the A-to-B direction, a two stage pipeline is
provided in the A-to-1B path, with a single storage register in the
A-to-2B path. Proper control of these inputs allows two sequential
12-bit words to be presented synchronously as a 24-bit word on the
B-port. Data flow is controlled by the active-low output enables
(OEA, OEB). These control terminals are registered so bus direction
changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12mA, include
equivalent 26Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power
down, a clock pulse should be applied as soon as possible and OE
should be tied to VCC through a pullup resistor, the minimum value
of the resistor is determined by the current-sinking capability of
the driver. Because OE is being routed through a register, the
active state of the outputs cannot be determined prior to the arrival
of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating
data inputs at a valid logic level.

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger

with 3-State Outputs

Product Features

• PI74ALVCH162268 is designed for low voltage operation

VCC = 2.3V to 3.6V

• Hysteresis on all inputs

• Typical VOLP (Output Ground Bounce)

< 0.8V at VCC = 3.3V, TA = 25°C

• Typical VOHV (Output VOH Undershoot)

< 2.0V at VCC = 3.3V, TA = 25°C

• B-port outputs have equivalent 26Ω series resistors,

no external resistors are required.

• Bus Hold retains last active bus state during 3-state

eliminates the need for external pullup resistors

• Industrial operation at –40°C to +85°C

• Packages available:

– 56-pin 240 mil wide plastic TSSOP (A56)
– 56-pin 300 mil wide plastic SSOP (V56)

Logic Block Diagram

2

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PS8352 11/04/98

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

Pin Name Description

OE Output Enable Input (Active LOW)
CLK Clock
SEL Select (Active Low)
CLKEN Clock Enable (Active Low)
A,1B,2B 3-State Outputs
GND Ground
VCC Power

STUPNI

stuptuO

A

B1NEKLCB2NEKLCKLCLESB1B2

HXXHXX0A

)3(

XHXLXX0A

)3(

LL↑HLX L
LL↑HHX H
XL↑LXL L
XL↑LXH H

STUPNISTUPTUO

1ANEKLC2ANEKLCKLCA B1B2

HHXX0B1

)3(

0B2

)3(

LL

↑

LL

)2(

X

LL

↑

HH

)2(

X

XL

↑

LX L

XL

↑

HX H

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34

33
25
26
27
28

32

31

30

29

Product Pin Description

Notes:

1. H = High Signal Level, L = Low Signal Level
X = Irrelevant, Z = High Impedance
↑ = Transition, Low to High

2. Two CLK edges are needed to propagate data

3. Output level before the indicated steady state input conditions

were established.

Product Pin Configuration

56-PIN

A56
V56

OEA

CLKEN1B

2B3

GND

2B2

2B1

V

CC

A1

A2

A3

GND

A4

A5

A6

A7

A8

A9

GND

A10

A11

A12

V

CC

1B1

1B2

GND

1B3

CLKEN2B

SEL

OEB

CLKENA2

2B4

GND

2B5

2B6

V

CC
2B7

2B8

2B9

GND

2B10

2B11

2B12

1B12

1B11

1B10

GND

1B9

1B8

1B7

V

CC
1B6

1B5

GND

1B4

CLKENA1

CLK

Truth Tables

(1)

A to B STORAGE (OEB = L)

B to A STORAGE (OEA = L)

Output Enable

STUPNISTUPTUO

KLCAEOBEOA B2,B1

↑

HHZ Z

↑

HLZ evitcA

↑

LH evitcAZ

↑

LL evitcAevitcA

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

3

PS8352 11/04/98

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

Note:

Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = –40°C to +85°C, VCC = 3.3V ± 10%)

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

sretemaraPnoitpircseDsnoitidnoCtseT

)3(

.niM.pyT.xaMstinU

V

CC

egatloVylppuS3.26.3

V

V

HI

egatloVHGIHtupnI

V

CC

V7.2otV3.2=7.1

V

CC

V6.3otV7.2=0.2

V

LI

egatloVWOLtupnI

V

CC

V7.2otV3.2=7.0

V

CC

V6.3otV7.2=8.0

V

NI

egatloVtupnI0V

CC

V

TUO

egatloVtuptuO0V

CC

I

HO

tnerruCtuptuOlevel-HGIH

)troPA(

V

CC

V3.2=21-

Am

V

CC

V7.2=21-

V

CC

V0.3=42-

I

LO

tnerruCtuptuOlevel-WOL

)troPA(

V

CC

V3.2=21

V

CC

V7.2=21

V

CC

V0.3=42

I

HO

tnerruCtuptuOlevel-HGIH

)troPB(

V

CC

V3.2=6-

V

CC

V7.2=8-

V

CC

V0.3=21-

I

LO

level-WOL

tnerruCtuptuO

)troPB(

V

CC

V3.2=6

V

CC

V7.2=8

V

CC

V0.3=21

Storage Temperature ..................................................65°C to +150°C

Supply Voltage Range, VCC ........................................... 0.5V to 4.6V

Input Voltage Range,VI :

Except I/O ports (See Note 1): ........................................ 0.5V to 4.6V

I/O ports (See Notes 1 and 2).............................. 0.5V to V

CC

+ 0.5V

Output Voltage Range, VO (See Notes 1and 2).. 0.5V to V

CC

+ 0.5V

Input Clamp current, I

IK (VI

< 0) .............................................. 50mA

Output Clamp current, I

OK

(V

O

< 0 or V

O

> VCC)................... ±50mA

Continous Output Current, I

O

(V

O

= 0 to VCC) ........................ ±50mA

Continous Current through each V

CC

or GND ........................±100mA

Maximum Power Dissipation:

A package ................................................................... 1W

V package ................................................................ 1.4W

Notes:

1. The input and output negative-voltage ratings maybe exceeded if the input and outputclamp-current ratings are observed.

2. This value is limited to 4.6V maximum.

3. Unused control inputs must be held HIGH or LOW to prevent them from floating.

4

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PS8352 11/04/98

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

sretemaraPsnoitidnoCtseTV

CC

)1(

.niM.pyT

)2(

.xaMstinU

V

HO

A()troP

I

HO

=01- 0Αµ .xaMot.niMV

CC

2.0-

V

I

HO

=6-mΑ V

HI

=V7.1V3.20.2

I

HO

=21-mΑ

V

HI

=V7.1V3.27.1

V

HI

=V0.2V7.22.2

V

HI

=V0.2V0.34.2

I

HO

=42-mΑ V

HI

=V0.2V0.30.2

V

HO

B()troP

I

HO

=01- 0Αµ .xaMot.niMV

CC

2.0-

I

HO

=4-mΑ V

HI

=V7.1V3.29.1

I

HO

=6-mΑ

V

HI

=V7.1V3.27.1

V

HI

=V0.2V0.34.2

I

HO

=8-mΑ V

HI

=V0.2V7.20.2

I

HO

=21-mΑ V

HI

=V0.2V0.30.2

V

LO

(A )troP

I

LO

=01 0Αµ .xaMot.niM2.0

I

LO

=6mΑ V

LI

=V7.0V3.24.0

I

LO

=21mΑ

V

LI

=V7.0V3.27.0

V

LI

=V8.0V7.24.0

I

LO

=42mΑ V

LI

=V8.0V0.355.0

V

LO

(B )troP

I

LO

=01 0Αµ .xaMot.niM2.0

I

LO

=4mΑ V

LI

=V7.0V3.24.0

I

LO

=6mΑ

V

LI

=V7.0V3.255.0

V

LI

=V8.0V0.355.0

I

LO

=8mΑ V

LI

=V8.0V7.26.0

I

LO

=21mΑ V

LI

=V8.0V0.38.0

I

I

VI=VCCroDNGV6.35±

Αµ

I

I

)dloH(

V

I

=V7.0

V3.2

54

V

I

=V7.154-

V

I

=V8.0

V0.3

57

V

I

=V0.257-

V

I

=0 V6.3ot

)3(

V6.3005±

I

ZO

)4(

VO=V

CC

DNGroV6.301±

I

CC

VI=V

CC

I,DNGro

O

=0 V6.304

Ι∆

CC

VtatupnienO

CC

,V6.0-

VtastupnirehtO

CC

ro

DNG

V6.3otV3057

C

I

ClortnoIstupnV

I

=V

CC

DNGroV3.35.3

Fp

C

OI

AroBP stroVO=V

CC

DNGroV3.39

DC Electrical Characteristics-Continued (Over the Operating Range, T

A

= -40ºC to +85ºC, VCC = 3.3V ± 10%

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 3.3V, +25ºC ambient and maximum loading.

3. Bus hold maximum dynamic current required to switch the input from one state to another

4. For I/O ports, the IOZ includes the input leakage current.

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

5

PS8352 11/04/98

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

sretemaraPnoitpircseD

V

CC

V2.0±V5.2=V

CC

V7.2=VCCV3.0±V3.3=

stinU

.niM.xaM.niM.xaM.niM.xaM

f

KCOLC

ycneuqerfkcolC002105210 051zhM

t

W

,noitarudesluP

woLrohgihKLC

3.33.33.3sn

t

US

emitputeS

KLCerofebatadA ↑ 5.444.3

sn

KLCerofebatadB ↑ 8.02.11

KLCerofebLES ↑ 4.16.13.1

2ANEKLCro1ANEKLC

KLCerofeb ↑

6.34.38.2

2BNEKLCro1BNEKLC

KLCerofeb ↑

2.335.2

KLCerofebEO ↑ 2.49.32.3

sn

t

H

emitdloH

KLCretfaatadA ↑ 002.0
KLCretfaatadB ↑ 3.12.13.1

KLCretfaLES ↑ 111

2ANEKLCro1ANEKLC

KLCretfa ↑

1.01.04.0

2BNEKLCro1BNEKLC

KLCretfa ↑

1.005.0

KLCretfaEO ↑ 002.0

∆ /t ∆v

)1(

noitisnarTtupnI

llaFroesiR

0010010 01V/sn

Timing Requirements over Operating Range

Switching Characteristics over Operating Range

(1)

Notes:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

sretemaraP

morF

)TUPNI(

oT

)TUPTUO(

V

CC

V2.0±V5.2=V

CC

V7.2=VCCV3.0±V3.3=

stinU

.niM

)2(

.xaM.niM

)2(

.xaM.niM

)2(

.xaM

)2(

f

XAM

021521051zHM

t

DP

KLC

B6.11.69.58.14.5

sn

t

DP

)B1(A6.18.54.57.18.4

t

DP

)B2(B6.18.53.58.18.4

t

DP

)LES(A5.23.75.64.28.5

t

NE

B7.22.78.66.21.6

t

SID

B8.22.71.65.29.5

t

NE

A22.66.58.11.5

t

SID

A25.64.51.25

Notes:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

6

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PS8352 11/04/98

PI74ALVCH162268

12-Bit To 24-Bit Registered Bus Exchanger with 3-State Outputs

Operating Characteristics, TA= 25°C

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax [phone] • http://www.pericom.com

retemaraP

tseT

snoitidnoC

V2.0±V5.2=ccVV3.0±V3.3=ccV

stinU

lacipyTlacipyT

C

DP

noitapissiDrewoP

ecnaticapaC

delbanEstuptuO

C

L

,Fp05=

zHM01=F

78021

Fp

delbasiDstuptuO5.08811