Datasheet PI6C184-02H, PI6C184-02S Datasheet (PERICOM)

1

PS8319 05/03/00

PI6C184-02

Precision 1-13 Clock Buffer

Pin Configuration

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

1

234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901

2

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

Block Diagram

Description

• High speed, low noise non-inverting 1-13 buffer

• Supports up to four SDRAM DIMMs

• Low skew (<250ps) between any two output clocks

• I2C Serial Configuration interface

• Multiple VDD, VSS pins for noise reduction

• 3.3V power supply voltage

• 28-pin SSOP and SOIC packages (H, S)

The PI6C184-02 is a high-speed low-noise 1-13 non-inverting
buffer designed for SDRAM clock buffer applications.

This buffer is intended to be used with the PI6C104 clock generator
for Intel Architecture for both desktop and mobile systems.

At power up all SDRAM output are enabled and active. The
I2C Serial control may be used to individually activate/deactivate
any of the 13 output drivers.

Note:

Purchase of I2C components from Pericom conveys a license to
use them in an I2C system as defined by Philips.

Features

SDRAM12

SDRAM2

SDRAM1

SDRAM0

BUF_IN

SDATA

SCLOCK

SDRAM3

I2C

I/O

1
2
3

V

SS

4

V

DD

5

SDRAM1

6

SDRAM3 7

V

SS

8

SDRAM2

9
SDRAM4 10
SDRAM5 11

SDRAM12 12

V

DD

13

SDATA 14

V

DD

SDRAM10
V

SS

SDRAM9
SDRAM8
V

SS

V

DD

28

SDRAM7

27

SDRAM6

26

V

SS

25

V

SS

24

SCLK

23
22
21
20
19
18
17
16
15

V

DD

SDRAM0

BUF_IN

V

DD

SDRAM11

28-Pin

H, S

2

PS8319 05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C184-02

Precision 1-13 Clock Buffer

Pin Description

PI6C184-02 I

2

C Address Assignment

6A5A4A3A2A1A0AW/R

1101001 0

PI6C184 Serial Configuration Map

Byte0: SDRAM Active/Inactive Register
(1 = enable, 0 = disable)

Note:

Inactive means outputs are held LOW and
are disabled from switching

niPlobmySepyTytitnauQnoitpircseD

,11,01,7,6,3,2]5.0[MARDS06 tuptuokcolc0etyBMARDS

72,62,32,22,91,81]11.6[MARDS06 tuptuokcolc1etyBMARDS

21]21[MARDS01 tuptuokcolc2etyBMARDS

9NI_FUB11 reffub-31-1roftupnI

41ATADSO/I1

IrofnipataD

2

k001asaH.yrtiucricC

rotsiserpu-lluplanretnI

451KCOLCSO/I1

IrofnipkcolC

2

asaH.yrtiucricC

rotsiserpu-lluplanretnIk001

82,42,02,31,5,1V

DD

rewoP6 reffubMARDSrofylppusrewopV3.3

52,12,71,61,8,4V

SS

dnuorG6 sreffuBMARDSrofdnuorG

tiB#niPnoitpircseD

7tiB11)evitcanI/evitcA(5MARDS

6tiB01)evitcanI/evitcA(4MARDS

5tiB~ devreseR

4tiB~ devreseR

3tiB7 )evitcanI/evitcA(3MARDS

2tiB6 )evitcanI/evitcA(2MARDS

1tiB3 )evitcanI/evitcA(1MARDS

0tiB2 )evitcanI/evitcA(0MARDS

3

1
2

3

4
5

6

7
8
9
10
11
12
13
14
15

PS8319 05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C184-02

Precision 1-13 Clock Buffer

Byte1: SDRAM Active/Inactive Register

(1 = enable, 0 = disable)

Byte2: Optional Register for Possible Future

Requirements (1 = enable, 0 = disable)

The I2C interface permits individual enable/disable of each
clock output and test mode enable.

The PI6C184-02 is a slave receiver device. It can not be read
back. Sub addressing is not supported. All preceding bytes
must be sent in order to change one of the control bytes.

Every bite put on the SDATA line must be 8-bits long (MSB
first), followed by an acknowledge bit generated by the
receiving device.
During normal data transfers Sdata changes only when SCLK
is LOW. Exceptions: A HIGH to LOW transition on SDATA
while SCLK is HIGH indicates a “start” condition. A LOW to
HIGH transition on SDATA while SCLK is HIGH is a “stop”
condition and indicates the end of a data transfer cycle.

Each data transfer is initiated with a start condition and ended
with a stop condition. The first byte after a start condition is
always a 7-bit address byte followed by a read/write bit. (HIGH
= read from addressed device, LOW = write to addressed
device). If the device’s own address is detected, PI6C184-02
generates an acknowledge by pulling SDATA line LOW during
ninth clock pulse, then accepts the following data bytes until
another start or stop condition is detected.

Following acknowledgement of the address byte (D2), two more
bytes must be sent:

1. “Command Code” byte, and

2. “Byte Count” byte.

Although the data bits on these two bytes are “don’t care,” they
must be sent and acknowledged.

2-Wire I2C Control

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature................................................ –65°C to +150°C

Ambient Temperature with Power Applied............. –0°C to +70°C

3.3V Supply Voltage to Ground Potential ............... –0.5V to +4.6V

DC Input Voltage..................................................... –0.5V to +4.6V

Note:

Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device
at these or any other conditions above those indicated in the
operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for ex­tended periods may affect reliability.

Supply Current (VDD = +3.465V, Cload = max)

tiB#niPnoitpircseD

7tiB72)evitcanI/evitcA(11MARDS

6tiB62)evitcanI/evitcA(01MARDS

5tiB32)evitcanI/evitcA(9MARDS

4tiB22)evitcanI/evitcA(8MARDS

3tiBA/N)devreseR(

2tiBA/N)devreseR(

1tiB91)evitcanI/evitcA(7MARDS

0tiB81)evitcanI/evitcA(6MARDS

tiB#niPnoitpircseD

7tiBA/N)devreseR(

6tiB21)evitcanI/evitcA(21MARDS

5tiBA/N)devreseR(

4tiBA/N)devreseR(

3tiBA/N)devreseR(

2tiBA/N)devreseR(

1tiBA/N)devreseR(

0tiBA/N)devreseR(

lobmySretemaraPnoitidnoCtseT.niM.pyTxaMstinU

I

DD

tnerruCylppuSzHM0=NI_FUB3

Am

I

DD

tnerruCylppuSzHM66.66=NI_FUB032

I

DD

tnerruCylppuSzHM0.001=NI_FUB063

4

PS8319 05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C184-02

Precision 1-13 Clock Buffer

SDRAM Clock Buffer Operating Specification

DC Operating Specifications (VDD = +3.3V ±5%, TA = 0°C - 70°C)

lobmySretemaraPnoitidnoC.niM.pyT.xaMstinU

I

NIMHO

tnerrucpu-lluPV

TUO

V0.2=45

Am

I

XAMHO

tnerrucpu-lluPV

TUO

V531.3=64

I

NIMLO

tnerrucnwod-lluPV

TUO

V0.1=45

I

XAMLO

tnerrucnwod-lluPV

TUO

V4.0=35

t

HR

MARDS

etaregdeesirtuptuO

ylnoMARDS

%5±V3.3

V4.2-V40@

5.14
sn/V

t

HF

MARDS

etaregdellaftuptuO

ylnoMARDS

%5±V3.3

V4.0-V4.2@

5.14

lobmySretemaraPnoitidnoCtseT.niM.xaMstinU

V,egatloVtupnI

EROCDD

%5±V3.3=]1-0[

V

HI

egatloVhgiHtupnIV

DD

0.2V

EROCDD

3.0+
V

V

LI

egatloVwoLtupnIV

SS

3.08.0

I

LI

tnerruCegakaeLtupnIV<0

NI

V<

DD

5-5+

V

DD

%5±V3.3=

V

HO

egatloVhgiHtuptuOI

HO

Am1=4.2

V

V

LO

egatloVwoLtuptuOI

LO

Am1=4.0

C

NI

ecnaticapaCniPtupnI5

Fp

C

TUO

ecnaticapaCsniptuptuO6

L

NIP

ecnatcudnIniP7Hn

T

A

erutarepmeTtneibmAwolfriAoN007Cº

lobmySretemaraP

zHM66zHM001

stinU

.niM.xaM.niM.xaM

PKDStdoirepKLCMARDS0.515.510.015.01

snHKDStemithgihKLCMARDS6.53.3

LKDStemitwolKLCMARDS3.51.3

ESIRDStemitesirKLCMARDS5.10.45.10.4

sn/V

LLAFDStemitllafKLCMARDS5.10.45.10.4

HLptyaledporpHLreffuBMARDS0.10.50.10.5

sn

LHptyaledporpLHreffuBMARDS0.10.50.10.5

HZpt,LZptyaledelbanEreffuBMARDS0.10.80.10.8

ZHpt,ZLptyaledelbasiDreffuBMARDS0.10.80.10.8

elcyCytuDV5.1taderusaeM54555455%

WKSDSt

ottuptuOMARDS

wekStuptuO

052052sp

AC Timing

5

1
2

3

4
5

6

7
8
9
10
11
12
13
14
15

PS8319 05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C184-02

Precision 1-13 Clock Buffer

1.5V 1.5V

t

phl

t

plh

1.5V 1.5V

Input

Waveform

Output

Waveform

Output
Buffer

Test
Point

2.4

1.5

0.4

tSDKH

tSDKP

3.3V
Clocking
Interface

(TTL)

tSDKL

t

SDFALL

t

SDRISE

Test Load

Figure 1. Clock Waveforms

Notes:

1. Maximum rise/fall times are guaranteed at maximum specified load.

2. Minimum rise/fall times are guaranteed at minimum specified load.

3. Rise/fall times are specified with pure capacitive load as shown.

Testing is done with an additional 500Ω resistor in parallel.

Minimum and Maximum Expected Capacitive Loads

Design Guidelines to Reduce EMI

1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value
for CI is 10 pF. Series resistor value can be increased to reduce EMI provided that the rise and fall
time are still within the specified values.

2. Minimize the number of “vias” of the clock traces.

3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing
clock traces from plane to plane (refer to rule #2).

4. Position clock signals away from signals that go to any cables or any external connectors.

kcolCdaoLniMdaoLxaMstinUsetoN

MARDS0203Fp

MMIDMARDS

noitacificepS

6

PS8319 05/03/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6C184-02

Precision 1-13 Clock Buffer

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax [phone] • http://www.pericom.com

Ordering Information

Figure 2. Design Guidelines

SDRAM

22

Ω

13

CI

PI6C184

SDRAM
DIMM
Spec.

100/66 MHz

Clock from

Chipset

N/PnoitpircseD

H20-481C6IPegakcaPPOSSnip-82

S20-481C6IPegakcaPCIOSnip-82

.390
.413

.078

.002

SEATING

PLANE

.0098
Max.

.0256

BSC

.022
.037

.004
.009

.291
.322

1

28

.197
.220

0.25

X.XX
X.XX

DENOTES DIMENSIONS
IN MILLIMETERS

0.050

7.40

8.20

0.55

0.95

0.09

0.25

5.00

5.60

2.0

9.90

10.50

0.65

Max

Min

SEATING
PLANE

.050
BSC

1

0-8˚

.2914
.2992

X.XX
X.XX

DENOTES DIMENSIONS
IN MILLIMETERS

7.40

7.60

.6969
.7125

17.70

18.10

1.27

.0926
.1043

2.35

2.65
.394

.419

10.00

10.65

.0040
.0118

0.10

0.30

.013
.020

0.33

0.51

.010
.029

0.254

0.737

.0091
.0125

0.23

0.32

0.41

1.27

.016
.050

x 45˚

28

.021
.031

0.533

0.787

REF

28-pin SSOP (H)

28-pin SOIC (S)