Datasheet PI5C6801CL, PI5C6801CQ Datasheet (PERICOM)

Page 1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI5C6801C
10-Bit Bus Switch with Precharged Outputs
for Live Insertion and –2V Undershoot Protection
Product Features
RON is 5 Ohm typical  Undershoot protection on A-port only  Industrial Operation Temperature: 40ºC to +85ºC  Near Zero propagation delay VCC Operating Range: +4.0V to +5.5V  Outputs are pre-charged by bias voltage to minimize
signal distortion during live insertion
 Packages options:
-24-pin 150 mil-wide plastic QSOP (Q)
-24-pin 173 mil-wide plastic TSSOP (L)
Logic Diagram
13
A
1
23
Product Description
Pericoms Semiconductors PI5C series of logic circuits are produced using the Companys advanced submicron CMOS technology, achieving industry leading performance.
The PI5C6801C is a 10-bit bus switch with low on-state resistance. The bus switch creates no additional propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.
The switch is turned on by a single enable (ON) input. When ON is LOW, the switch is on and port A is connnected to port B. When ON is HIGH, the switch between port A and port B is open and the B port is precharged to BIASV through the equivalent of a 10-k resistor.
Product Pin Configuration
B
1
ON
A1
1 2
V B1
CC
A
10
ON
Truth Table
Function ON B1 - B10
Connect L A1 - A10 Precharge H BIASV
Notes:
1. H = High Voltage Level L = Low Voltage Level
(1)
14
A2
B
10
A3 A4 A5 A6 A7 A8 A9
A10
GND
3 4 5 6 7 8 9 10 11 12
24-Pin
L, Q
B2 B3 B4 B5 B6 B7 B8 B9 B10 BIASV
1
PS8374B 05/02/00
Page 2
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI5C6801C
10-Bit BusSwitch with PrechargedOutputs
for Live Insertion and -2V Undershoot Protection
Absolute Maximum Ratings Over Free-Air Temperature Range*
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ............................................................ 65°C to +150°C
Supply Voltage Range ................................................................ 0.5V to +7V
DC Input Voltage
(1)
.................................................................................... 0.5V to +7V
Input Clamp Current, IIK (V1<0) .......................................................... 50mA
DC Output Current .............................................................................. 120mA
Power Dissipation
(2)
.................................................................................................. 0.5W
Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the de­vice. This is a stress rating only and functional operation of the device at these or any other condi­tions above those indicated in the operational sec­tions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Notes:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2 . The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
Recommended Operating Conditions
retemaraPnoitpircseD.niM.xaMstinU
V
CC
egatlovylppuS45.5
VSAIBegatlovylppuS3.1V
V
HI
V
LI
T
A
egatlovtupnileveL-hgiH2
egatlovtupnilevel-woL
erutarepmetria-eerfgnitarepO0458C°
Electrical Characteristics (Over Recommended Operating Free-air Temperature Range)
retemaraPsnoitidnoCtseT.niMpyT
V
I
I
I I
C
C
R
KI
I
O
CC
E
CC
I
)FFO(V
O
*
NO
V
V
V
V
sniplortnoC
V
sniplortnoCV
I
O
V
V
V5.4=IIAm81=8.1V
CC
V5.5=VIDNGroV5.5=5±
CC
CC
V5.5=I
CC
V5.5=rehtOV4.3tatupnienOVta
CC
=V0roV35.3
=V0roV3ffOhctiwS5.4
V4=V
CC
V5.4=
CC
VV4.2=VSAIBV5.4=
V0=02.0Am
O
A0=V
O
=V4.2I
I
=0V II=46Am5.58
V
I
V
=0V II=03Am58
I
V=
I
CC
=51Am982
I
DNGro001
CC
DNGro5.2Am
CC
V
8.0
=
.xaMstinU
µA
µA
Fp
V
=V4.2I
I
=51Am961
I
Notes:
* Measured by the voltage drop between the A and B terminals at the indicated current through the switch.
On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.
E This is the increase in supply current for each input that is at the specified TTL voltage level rather the VCC or GND. = All typical values are at VCC = 5V, TA = 25°C.
2
PS8374B 05/02/00
Page 3
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI5C6801C
tPZL
Output
Control
(Low Level
Enabling)
0V
1.5V
1.5V
1.5V
1.5V
t
PLZ
tPHZ
VOL
3.5V
0V
t
PZH
+0.3V
-0.3V
Output
Waveform 1
S1 at 6V
(see Note 2)
Output
Waveform 2
S1 at Open
(see Note 2)
V
OH
VOH
VOL
3V
10-Bit BusSwitch with PrechargedOutputs
for Live Insertion and -2V Undershoot Protection
Switching Characteristics (Over Recommended Operating Free-air Temperature Range, C
V
retemaraPsnoitidnoCtseT
)1(
)tupnI(morF)tuptuO(oT
CC
= 50pF)
L
V5.0±V5=V
CC
V4=
.niM.xaM.niM.xaM
t
dp
t
HZP
DNG=VSAIB
BroAAroB52.052.0
02032263
NOBroA
t
LZP
t
ZHP
V3=VSAIB02032263
DNG=VSAIB
02032263
NOBroA
t
ZLP
V3=VSAIB02032263
Notes:
1. This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical
on-state resistance of the switch and a load capacitance of 50pF, when driven by an ideal voltage source (zero output impedance).
Parameter Measurements
From Output Under Test
CL = 50pF (See note 1)
S1
7V
Open
GND
tseT1S
t
dp
t/
t
ZLP
LZP
t/
t
ZHP
HZP
nepO
V7
nepO
stinU
sn
LOAD CIRCUIT
1.5V1.5V
t
PHL
3V
0V
V
V
OH
OL
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
Input
Output
1.5V
t
PLH
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
1.5V
Notes:
1. CL includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control. 3 . All input pulses are supplied by generators having the following characteristics: PRR<10MHz, ZO = 50, tr ≤ 2.5ns, tf 2.5ns. 4 . The outputs are measured one at a time with one transition per measurement.
3
PS8374B 05/02/00
5. t
and t
6. t
7. t
PLZ PZL PLH
and t
and t
are the same as t
PHZ
are the same as ten.
PZH
are the same as tpd.
PHL
dis
.
Page 4
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
24-pin QSOP (Q)
24
1
.337 .344
.033
0.84
8.56
8.74
.150 .157
.053 .069
3.81
3.99
1.35
1.75
SEATING PLANE
PI5C6801C
10-Bit BusSwitch with PrechargedOutputs
for Live Insertion and -2V Undershoot Protection
.015 x 45˚
0.38
0.178
.007
0.254
.010
0.406
.016
1.27
.050
.228 .244
5.79
6.20
.025
typical
0.635
X.XX X.XX
.008 .012
DENOTES DIMENSIONS IN MILLIMETERS
0.203
0.305
.004 .010
0.101
0.254
4
PS8374B 05/02/00
Page 5
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
24-pin TSSOP (L)
24
.169 .177
PI5C6801C
10-Bit BusSwitch with PrechargedOutputs
for Live Insertion and -2V Undershoot Protection
4.3
4.5
1
X.XX X.XX
.303 .311
7.7
7.9
.0256
BSC
0.65
DENOTES CONTROLLING DIMENSIONS IN MILLIMETERS
Ordering Information
traPegakcaPniPhtdiW
QC1086C5IP)Q(POSQ42lim-051
.007 .012
0.19
0.30
.002 .006
.047
1.20
Max
0.05
0.15
SEATING PLANE
0.45
0.75
.252 BSC
6.4
.018 .030
.004 .008
0.09
0.20
LC1086C5IP)L(POSST42lim-371
Applications Information
Logic Inputs
The logic control inputs can be driven up to +5.5V regardless of the supply voltage. For example, given a +5.0V supply, IN may be driven low to 0V and high to 5.5V. Driving IN Rail-to-Rail® minimizes power consumption.
Power-Supply Sequencing
Proper power-supply sequencing is recommended for all CMOS devices. Always apply VCC before applying V the input/output or control pins.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
and signals to
BIAS
Pericom Semiconductor Corporation
5
PS8374B 05/02/00
Loading...