Datasheet PI5C6800L, PI5C6800Q Datasheet (PERICOM)

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI5C6800

10-Bit BusSwitch with

Precharged Outputs for Live Insertion

Product Features

 Near zero propagation delay
 5 Ohm switch connection between two ports
 Ultra low quiescent power (0.2µA typ.)
 Ideally suited for Notebook Applications
 Outputs are precharged by bias voltage to minimize signal

distortion during live insertion

 Packages options:

 24-pin 150-mil wide plastic QSOP (Q)
 24-pin 173-mil wide TSSOP (L)

Logic Diagram

13

23

14

B1

B10

A1

A10

ON

Product Description

Pericoms Semiconductors PI5C series of logic circuits are produced
using the Companys advanced submicron CMOS technology,
achieving industry leading performance.

The PI5C6800 is a 10-bit bus switch with low ON-state resistance.
The bus switch creates no additional propagation delay. The device
also precharges the B port to a user-selectable bias voltage (BIASV)
to minimize live-insertion noise.

The switch is turned on by a single enable (ON) input. When ON is
LOW, the switch is on and port A is connnected to port B. When ON
is HIGH, the switch between port A and port B is open and the B port
is precharged to BIASV through the equivalent of a 10-kΩ resistor.

Product Pin Configuration

ON

A1
A2
A3
A4
A5
A6
A7
A8
A9

A10

GND

1
2
3
4
5
6
7
8
9
10
11
12

24-Pin

L, Q

24
23
22
21
20
19
18
17
16
15
14
13

V

CC

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
BIASV

Truth Table

(1)

Function ON B1 - B10

Connect L A1 - A10

Precharge H BIASV

Notes:

1. H = High Voltage Level
L = Low Voltage Level

1

PS8194C 07/06/00

10-Bit BusSwitch with Precharged

Outputs for Live Insertion

Absolute Maximum Ratings Over Free-Air Temperature Range*

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .................................................................... 65°C to +150°C

Supply Voltage Range .......................................................................0.5V to +7V

DC Input Voltage

(1)

..............................................................................................0.5V to +7V

Input Clamp Current, IIK (V1<0) ..................................................................50mA

DC Output Current ...................................................................................... 120mA

Power Dissipation

Notes:

1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperatue of 150°C and a board trace length of 750 mils.

(2)

........................................................................................................... 0.5W

Note:

Stresses greater than those listed under
MAXIMUM RATINGS may cause permanent dam­age to the device. This is a stress rating only and
functional operation of the device at these
or any other conditions above those indicated in the
operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Recommended Operating Conditions

.niM.xaMstinU

PI5C6800

V

CC

egatlovylppuS45.5

VSAIBegatlovylppuS3.1V

V

HI

V

LI

T

A

egatlovtupnilevel-hgiH2

egatlovtupnilevel-woL8.0

erutarepmetria-eerfgnitarepO0458C°

Electrical Characteristics Over Recommended Operating Free-air Temperature Range

retemaraPsnoitidnoCtseT.niMpyT

V

I

I

I
∆I

C

C

R

KI

I

O

CC

E

CC

I

)FFO(V

O

*

NO

sniplortnoCV

V

V

V

V

sniplortnoC

V

I

O

V

V

V5.4=I

CC

V5.5=VIDNGroV5.5=5±

CC

CC

V5.5=I

CC

V6.3=rehtOV7.2tatupnienOVta

CC

I

O

Am81-=2.1V

VV4.2=VSAIBV5.4=

0=02.0Am

O

0=V

V=

I

CC

DNGro3

CC

DNGro5.2Am

0roV3=5.3

0roV3=ffOhctiwS5.4

V4=V

CC

V5.4=

CC

=V4.2I

I

V

=,0I

I

=,0I

V

I

=51Am4122

I

=46Am57

I

=03Am57

I

CC

V

=

.xaMstinU

µA

µA

Fp

Ω

V

=V4.2I

I

Notes:

* Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by

the lower of the voltages of the two (A or B) terminals.

E This is the increase in supply current for each input that is at the specified TTL voltage level rather the VCC or GND.
= All typical values are at VCC = 5V, TA = 25°C.

=51Am0151

I

2

PS8194C 07/06/00

10-Bit BusSwitch with Precharged

t

PZL

Output

Control

(Low Level

Enabling)

0V

1.5V

1.5V

1.5V

1.5V

t

PLZ

t

PHZ

V

OL

3.5V

0V

t

PZH

+0.3V

-0.3V

Output

Waveform 1

S1 at 6V

(see Note 2)

Output

Waveform 2

S1 at Open

(see Note 2)

V

OH

V

OH

V

OL

3V

Outputs for Live Insertion

Switching Characteristics Over Recommended Operating Free-air Temperature Range, CL = 50pF.

PI5C6800

V

CC

V5.0±V5=V

V4=

CC

retemaraPsnoitidnoCtseT)tupnI(morF)tuptuO(oT

.niM.xaM.niM.xaM

t

DP

t

HZP

DNG=VSAIB

BroAAroB52.052.0

1.35 6

NOBroA

t

LZP

t

ZHP

V3=VSAIB6.35 6

DNG=VSAIB

7.25 5.5

NOBroA

t

ZLP

V3=VSAIB355.5

Notes:

1. This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical

on-state resistance of the switch and a load capacitance of 50pF, when driven by an ideal voltage source (zero output impedance).

Parameter Measurements

tseT1S

t

DP

t/

t

ZLP

LZP

t

t/

ZHP

HZP

nepO

V7

nepO

From Output
Under Test

CL = 50pF
(See note 1)

500Ω

500Ω

S1

7V

Open

GND

stinU

sn

Notes:

1. CL includes probe and jig capacitance.

2. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.

3 . All input pulses are supplied by generators having the following characteristics: PRR<10MHz, ZO = 50Ω, tr ≤ 2.5ns, tf ≤ 2.5ns.
4 . The outputs are measured one at a time with one transition per measurement.

5. t

6. t

7. t

LOAD CIRCUIT

1.5V1.5V

t

PHL

3V

0V

V

V

OH

OL

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

Input

Output

1.5V

t

PLH

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

1.5V

Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

PLZ
PZL
PLH

and t
and t

and t

are the same as t

PHZ

are the same as ten.

PZH
PHL

are the same as tpd.

dis

.

3

PS8194C 07/06/00

24-pin QSOP (Q)

24

1

.337
.344

.033

0.84

8.56

8.74

.150
.157

.053
.069

3.81

3.99

1.35

1.75

SEATING
PLANE

.015 x 45˚

0.38

.016
.050

.228
.244

5.79

6.20

0.406

1.27

PI5C6800

10-Bit BusSwitch with Precharged

Outputs for Live Insertion

0.178

.007

0.254

.010

.025

typical

0.635

X.XX
X.XX

.008
.012

DENOTES DIMENSIONS
IN MILLIMETERS

0.203

0.305

.004
.010

0.101

0.254

4

PS8194C 07/06/00

24-pin TSSOP (L)

24

PI5C6800

10-Bit BusSwitch with Precharged

Outputs for Live Insertion

1

.303
.311

7.7

7.9

.0256

BSC

0.65

X.XX

DENOTES CONTROLLING

X.XX

DIMENSIONS IN MILLIMETERS

.007
.012

0.19

0.30

.169
.177

.002
.006

.047

1.20

Max

4.3

4.5

0.05

0.15

SEATING
PLANE

0.45

0.75

.252
BSC

6.4

.018
.030

.004
.008

0.09

0.20

Applications Information

Logic Inputs

The logic control inputs can be driven up to +5.5V regardless of the supply voltage. For example, given a +5.0V
supply, IN may be driven low to 0V and high to 5.5V. Driving IN Rail-to-Rail® minimizes power consumption.

Power-Supply Sequencing

Proper power-supply sequencing is recommended for all CMOS devices. Always apply VCC before applying signals
to the input/output or control pins.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd

Ordering Information

traPegakcaP-niPhtdiW

Q0086C5IP)A(POSQ-42lim-051

L0086C5IP)L(POSST-42lim-371

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax [phone] • http://www.pericom.com

5

PS8194C 07/06/00