Datasheet PI5A385AW, PI5A381AP, PI5A381AQ, PI5A381AW, PI5A383AP Datasheet (PERICOM)

...
Page 1
32
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
Functional Diagram, Pin Configurations and Truth Tables
••
••
Single-Supply Operation (+2V to +6V)
••
••
Rail-to-Rail Analog Signal Dynamic Range
••
••
Low On-Resistance (8 typ with 5V supply)
Minimizes Distortion and Error Voltages
••
••
RON Matching Between Channels, 0.9 Ω typ
••
••
On-Resistance Flatness, 3 typ
••
••
Low Charge Injection Reduces Glitch Errors. Q = 7pC typ
••
••
High Speed. tON = 8ns typ
••
••
Very Good Off-Isolation: -55dB @ 10 MHz
••
••
Wide -3dB Bandwidth: 230 MHz
••
••
High-Current Channel Capability: >100mA
••
••
TTL/CMOS Logic Compatible
••
••
Low Power Consumption (0.5µW typ)
••
••
Pin-compatible with DG40X, MAX38X
Applications
••
••
Audio, Video Switching and Routing
••
••
Battery-Powered Communication Systems
••
••
Computer Peripherals
••
••
Telecommunications
••
••
Portable Instrumentation
••
••
Replaces Mechanical Relays
Switches shown for Logic “0” input
NC = Normally Closed, NO = Normally Open, NIC = Not internally Connected
Description
The PI5A381/383/385A are dual monolithic analog switches designed for single-supply operation. These high-precision devices are ideal for low-distortion audio, video signal switching and routing.
The PI5A381 is a dual single-pole single-throw (SPST), nor­mally open (NO) switch. The PI5A383 is a dual single-pole double-throw (SPDT) switch. The PI5A385 is a dual double­pole single-throw (DPST), normally open (NO) function.
Each switch conducts current equally well in either direction when on. When off they block voltages up to the power-supply rails.
The PI5A381/383/385 are fully specified with +5V, and +3.3V supplies. With +5V, they guarantee <10 on-resistance. On­resistance matching between channels is within 2. On­resistance flatness is less than 4 over the specified range. The PI5A38X family guarantees fast switching speeds (tON < 15ns).
These products are available in the 16-pin narrow-body SOIC, QSOP, and PDIP packages for operation over the industrial (-40oC to +85 oC) temperature range.
14
15
16
9
13 12 11 10
1 2 3 4 5
7
6
8
COM1
NIC
COM3
NC3
NC4
COM4
COM2
NIC
NO1
NIC GND NIC V IN2 NO2
IN1
PI5A383A
CC
A383A5IP
cigoL2WS,1WS4WS,3WS
0 1
FFO
NO
NO
FFO
A183A5IP
cigoLhctiwS
0 1
FFO
NO
A583A5IP
cigoLhctiwS
0 1
FFO
NO
PI5A381A/383A/385A
Precision Wide Bandwidth Analog Switches
Page 2
33
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
Electrical Characteristics-Single 5.0V Supply
(VCC = 5V ±10%, GND = 0V, VINH = 2.4V, VINL = 0.8V)
Absolute Maximum Ratings
Voltages Referenced to GND V
CC
...................................................................................................................................
–0.5V to +7V
VIN,V
COM,VNC,VNO
(Note 1) ................................ –0.5V to VCC+2V
................................................... or 30mA, whichever occurs first
Current (any terminal except COM, NO, NC) .................... 30mA
Current, COM, NO, NC ................................................... 100 mA
(pulsed at 1ms, 10% duty cycle) ....................................... 120mA
Thermal Information
Continuous Power Dissipation
PDIP (derate 10.5mW/ºC above 70ºC)............................. 800mW
Narrow SO & QSOP
(derate 8.7mW/ºC above +70ºC) ...................................... 650mW
Storage Temperature ...........................................-65ºC to +150ºC
Lead Temperature(soldering, 10s) .................................... +300ºC
Note 1 : Signals on NC, NO, COM, or IN exceeding VCC or GND are clamped by internal diodes. Limit forward diode current to 30mA.
Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.
retemaraPlobmySsnoitidnoCtseT)Cº(pmeT.niM
)2(
.pyT
)2(
.xaM
)2(
tinU
hctiwSgolanA
egnaRlangiSgolanA
)3(
V
GOLANA
lluF0 VCCV
ecnatsiseR-NOR
NO
V
CC
I,V5.4=
MOC
Am03-=
V
ON
Vro
CN
V5.2+=
52801
lluF21
hctaMecnatsiseR-nO
slennahCneewteB
)4(
R
NO
529.02 lluF4
ssentalFecnatsiseR-nO
)5(
R
)NO(TALF
V
CC
I,V5=
MOC
Am03-=
V
ON
Vro
CN
V4,V5.2,V1=
5234
lluF5
ffOCNroON
tnerruCegakaeL
)6(
I
)FFO(ON
I
)FFO(CN
V
CC
V,V5.5=
MOC
V0=
V
ON
Vro
CN
V5.4=
5250.0
An
lluF08-08
ffOMOC
tnerruCegakaeL
)6(
I
)FFO(MOC
V,V5.5=+V
MOC
V5.4+=
V
ON
Vro
CN
V0±=
5250.0 lluF08-08
nOMOC
tnerruCegakaeL
)6(
I
)NO(MOC
V
CC
V,V5.5=
MOC
V5.4+=
V
ON
Vro
CN
V5.4+=
5270.0 lluF08-08
.......................................................................................
Page 3
34
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
retemaraPlobmySsnoitidnoC)Cº(pmeTniM
)1(
pyT
)2(
xaM
)1(
tinU
tupnIcigoL
egatloVhgiHtupnI
V
HNI
leveLhgiHcigoldeetnarauG
lluF
2
V
egatloVwoLtupnIV
LNI
leveLwoLcigoldeetnarauG 8.0
tupnIhtiwtnerruCtupnI
hgiHegatloV
I
HNI
V
NI
V8.0=srehtolla,V4.2=1-500.01
Αµ
tupnIhtiwtnerruCtupnI
woLegatloV
I
LNI
V
NI
V4.2=srehtolla,V8.0=1-500.01
cimanyD
emiTnO-nruTt
NO
V
CC
1erugiF,V5=
52851
sn
lluF02
emiTffO-nruTt
FFO
525.37 lluF01
noitcejnIegrahC
)3(
QCLV,Fn1=
NEG
R,V0=
NEG
0= 2erugiF
52
701Cp
noitalosIffORRIOR
L
05= C,
L
,Fp5==f3erugiF,zHM0155-
Bd
klatssorC
)8(
I
)FFO(MOC
RL05= C,
L
,Fp5==f4erugiF,zHM0129-
ecnaticapaCONroCNC
)FFO(
=f5erugiF,zHk18
FpecnaticapaCffOMOCC
)FFO(MOC
8
ecnaticapaCnOMOCC
)NO(MOC
=f6erugiF,zHk141
htdiwdnaBBd3-WBR
L
05= ,Ω 7erugiF
lluF
032zHM
noitrotsiD
)9(
DR
L
k01= 30.0%
ylppuS
egnaRylppuS-rewoPV
CC
lluF
26
V
tnerruCylppuSevitisoPI
CC
V
CC
V,V5.5=
NI
VroV0=
,CC
fforonoslennahclla
1
µA
Notes:
1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
3. Guaranteed by design.
4. ∆R
ΟΝ = RΟΝ
max - R
ΟΝ
min.
5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25ºC.
7. Off Isolation = 20log
10
[V
COM
/ (VNO or VNC)]. See figure 3.
8. Between any two switches. See figure 4.
9. D = R
FLAT(ON)/RL
.
Electrical Characteristics-Single 5.0V Supply (continued)
(VCC = 5V ±10%, GND = 0V, V
INH
= 2.4V, V
INL
= 0.8V)
Page 4
35
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
Electrical Specifications - Single +3.3V Supply
(VCC = +3.3V ±10%, GND = 0V, V
INH
= 2.4V, V
INL
= 0.8V)
Notes:
1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
3. Guaranteed by design
4. ∆R
ΟΝ = RΟΝ
max - R
ΟΝ
min
5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
retemaraPlobmySsnoitidnoC)C°(pmeTniM
)1(
pyT
)2(
xaM
)1(
stinU
hctiwSgolanA
egnaRlangiSgolanA
)3(
V
ANALOG
lluF0 VCCV
ecnatsiseR-nOR
ON
V
CC
I,V3=
COM
03-=m,A
V
NO
Vro
NC
V5.1=
522181
lluF22
hctaMecnatsiseR-nO
slennahCneewteB
)4(
R
ON
V
CC
I,V3.3=
COM
=03-m,A
V
NO
Vro
NC
=,V8.0V5.2
5212
lluF4
ecnatsiseR-nO
ssentalF
)5,3(
R
FLAT(ON
)
52401
lluF
21
cimanyD
emiTnO-nruT
t
ON
VCC= 3.3 V,V
ON
Vro
=CN
V5.1
1erugiF
524152
sn
lluF04
emiTffO-nruT
t
OFF
52521
lluF02
noitcejnIegrahC
)3(
Q
C
L
1=n,FV
GEN
=,V0R
GEN
=0V,
2erugiF
52501Cp
ylppuS
ylppuSevitisoP
tnerruC
I
CC
VccV,V6.3=
NI
VroV0=
CC
,
afforonoslennahcll
lluF
1
µA
Page 5
36
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
-100
-80
-60
-40
-20
0
21
4
106
8
20 40 60
80
100
200
(dB)
Frequency (MHz)
Off Isolation
Crosstalk
V
CC
= +5V
-40
40 80
10nA
1nA
100pA
10pA
1pA
0.1pA
0.01pA
Temperature (”C)
Leakage
I
I
0
C
O
M
(O
N
)
C
O
M
(O
FF)
CC
=
+5V
V
8
4
12
16
1
2
3
4
5
RON
0
A
B
C
0
20
V
10
30
40
+5V
+7V
COM
1
2
3
4
5
6
7
R( W )
ON
(V)
Vcc = +2V
+3.3V
Typical Operating Characteristics (T
A
=
+25ºC, unless otherwise noted)
Charge Injection vs. Analog Voltage
Leakage Current vs. Temperature
Crosstalk and Off-Isolation vs. Frequency
RON vs. V
COM R
ON
vs. V
COM
and Temperature
Leakage Currents vs. Analog Voltage
(Ω)
A: TA = 90ºC B: TA = 25ºC
C: TA = -40ºC
V = +5V
0
8
16
20
-8
-16 N
O,
NC,V
COM
(V)
0
12
3
45
I
I
Leakage (pA)
A(ON or IB(ON)
A(OFF) or IB(O
FF)
V
CC
= +5V
V = 3.3V
CC
15
10
5
0
-5 0
123
4
5
Q-Charge Injection (pC)
V = 5V
CC
V
COM
( V )
V
COM
(V)
º
(°C)
CC
Page 6
37
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
0
-1
-2
-3
-4
-5
-6
-7
-8
-9
-10 3
1
610
30
60
100
300
Insertion Loss (dB)
Frequency (MHz)
R = 50W
-
3dB Point
L
V = +5V
CC
R
ON
vs. V
COM
and Single Supply
Switching Times vs. Temperature
Insertion Loss vs. Frequency
4.5
7
5
5.5
6.5
6
4
3.5
20
15
10
5
0
25
3
t
ON,
t
OFF
(ns)
V
CC
(V)
t
ON,
t
OFF
4
3
2
1
0
5
4
3
7
5
6
V
IN,
(V)
V
CC
(V)
Input Switching Threshold vs. Supply Voltage
Supply Current vs. Input Switching Frequency
Supply Current vs. Temperature
10
1
0.1
0.01
0.001
-40
0
40 80
Temperature ( C)
Icc (n A)
V
CC
= +5V
20
15
10
5
0
-40
0
40 80
Temperature (ºC)
tt
(ns)
ON
t
OFF
t
ON
OFF
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0.0 2
1
34
5
6
7
8
9
10
I (mA)
Frequency (MHz)
CC
V
CC
= +5V
º
Page 7
38
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
Test Circuits/Timing Diagrams
Figure 1. Switching Time
Figure 2. Charge Injection
V+
+5V
NO or
GND
NC
COM
R
GEN
V
OUT
C
L
1nF
V
OUT
V
OUT
IN
V
GEN
ON
ON
OFF
OFF
OFF
OFF
IN
Q = (∆V
OUT
)(CL)
IN
Logic
Input
OFF
NC or
+3V*
+5V
IN
COM
Vcc
GND
100
V
OUT
15 pF
R
NO
Switch Input
Logic Input
L
R
L
RLR
ON
C
L
C
L
INCLUDES FIXTURE AND STRAY CAPACITANCE
V = V
NOOUT
(
)
+
Logic
Input
Switch
Output
50%
0V
0V
+3V
t
90%
90%
tON
t
V
r
<20ns
t
f
<20ns
OUT
LOGIC INPUT WAVEFORMS INVERTED FOR SWITCHES THAT HAVE OPPOSITE LOGIC *1.5V FOR 3.3V SUPPLY
Page 8
39
PS7062D 07/14/98
234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901
2
PI5A381A PI5A383A PI5A385A
Test Circuits/Timing Diagrams (continued)
Figure 3. Off Isolation
Figure 5. Channel-Off Capacitance
Figure 7. Bandwidth
Figure 4. Crosstalk
Figure 6. Channel-On Capacitance
V+
+5V
0V or
2.4V
GND
10nF
COM
50
50
COM
NC or NO
IN
Analyzer
V+
+5V
GND
10nF
COM1
Signal Generator 0dBm
N01
N02
NC or NO
V+
+5V
GND
10nF
COM1
0V or
2.4V
IN
NC or NO
Capacitance
Meter
f = 1kHz
V+
+5V
GND
10nF
COM1
0V or
2.4V
IN
NC or NO
Capacitance
Meter
f = 1kHz
Vcc
Vo
+5V
NC or NO
10nF
COM
GND
Rg = 50
R
L
50
rebmuNtraPegakcaP
PA183A5IPPIDPniP-61
WA183A5IP61-CIOSydoBworraN
QA183A5IPPOSQniP-61 PA383A5IPPIDPniP-61
WA383A5IP61-CIOSydoBworraN
QA383A5IPPOSQniP-61 PA583A5IPPIDPniP-61
WA583A5IP61-CIOSydoBworraN
QA583A5IPPOSQniP-61
Ordering Information
Loading...