Datasheet PI49FCT206ATH, PI49FCT206ATQ, PI49FCT206ATS, PI49FCT206BTH, PI49FCT206BTQ Datasheet (PERICOM)

1

PS7006C 06/27/01

PI49FCT805T/2805T Logic Block Diagram PI49FCT806T Logic Block Diagram

Product Description

Pericom Semiconductors PI49FCT series of logic circuits are produced using the Companys advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI49FCT805T and PI49FCT2805T are non-inverting clock drivers. The PI49FCT806T is an inverting clock driver designed with two independent groups of buffers that have Hi-Z state Output Enable inputs (active LOW) with a 1-in, 5-out configuration per group. Each clock driver consists of two banks of drivers, driving five outputs each from a standard TTL-compatible CMOS input.

The PI49FCT2805T also features a 25-ohm on-chip resistor for lower noise.

Product Features

 Extremely low output skew: 0.5ns  Monitor output pin  Clock busing with Hi-Z state control  TTL input and CMOS output compatible  Extremely low static power (1mW, typ.)  Hysteresis on all inputs  Packages available:

 20-pin 209 mil wide SSOP (H)  20-pin 300 mil wide SOIC (S)  20-pin 150 mil wide QSOP (Q)

 Device models available on request  Industrial Operation at -40ºC to +85ºC

OE

B

IN

A

OA

0–4

IN

B

OE

A

OB

0–4

MON

5

OE

B

IN

A

OA

0–4

IN

B

OE

A

OB

0–4

MON

5

Fast CMOS

Buffer/Clock Driver

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI49FCT805T

PI49FCT2805T

PI49FCT806T

2

PS7006C 06/27/01

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

PI49FCT805T/2805T Product Pin Configuration

Inputs Outputs

OEA, OEB INA, INB OAN, OBN MON

LLLL

LHHH HLZL HHZH

PI49FCT805T/2805T Truth Table

(1)

Note:

1. H= High Voltage Level L = Low Voltage Level Z= High Impedance

Inputs Outputs

OEA, OEB INA, INB OAN, OBN MON

LLHH

LHLL HLZH HHZL

PI49FCT806T Truth Table

(1)

PI49FCT806T Product Pin Configuration

1 2 3 4 5 6 7 8 9 10

20 19 18 17 16 15 14 13 12 11

Vcc

A

OA

0

OA

1

OA

2

GND

A

OA

3

OA

4

GND

B

OE

A

IN

A

Vcc

B

OB

0

OB

1

OB

2

GND

B

OB

3

OB

4

MON OE

B

IN

B

1 2 3 4 5 6 7 8 9 10

20 19 18 17 16 15 14 13 12 11

Vcc

A

OA

0

OA

1

OA

2

GND

A

OA

3

OA

4

GND

B

OE

A

IN

A

Vcc

B

OB

0

OB

1

OB

2

GND

B

OB

3

OB

4

MON OE

B

IN

B

Product Pin Description

emaNniPnoitpircseD

EO

A

EO,

B

)WOLevitcA(stupnIelbanEtuptuOetatSZ-iH

NI

A

NI,

B

stupnIkcolC

AO

N

BO,

N

)T5082TCF94IP/T508TCF94IP(stuptuOkcolC

AO

N

BO,

N

)T608TCF94IP(tuptuOkcolC

NOMtuptuOrotinoM

DNGdnuorG

V

CC

rewoP

20-Pin

H, Q, S

20-Pin

H, Q, S

3

PS7006C 06/27/01

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

DC Electrical Characteristics (Over the Operating Range, T

A

= 40°C to +85°C, VCC = 5.0V ± 5%)

Parameters Description Test Conditions

(1)

Min. Typ

(2)

Max. Units

VOH Output HIGH Voltage VCC = Min., VIN = VIH or VIL IOH = 24.0mA 2.4 3.3 V

VOL Output LOW Current VCC = Min., VIN = VIH or VIL IOL = 64mA 0.3 0.55 V

IOL = 12mA (25Ω) 0.3 0.50 V

VIH Input HIGH Voltage Guaranteed Logic HIGH Level 2.0 V

VIL Input LOW Voltage Guaranteed Logic LOW Level 0.8 V

IIH Input HIGH Current VCC = Max. VIN = VCC 1µA

IIL Input LOW Current VCC = Max. VIN = GND 1 µA

IOZH High Impedance VCC = Max. VOUT = VCC 1µA IOZL Output Current VOUT = GND 1 µA

II Input HIGH Current VCC = Max., VIN =VCC (Max.) 20 µA

VIK Clamp Diode Voltage VCC = Min., IIN = 1 8m A 0.7 1.2 V

IOS Short Circuit Current VCC = Max.

(3)

, VOUT = G ND 60 120 225 mA

VH Input Hysteresis VCC = 5 V 200 mV

Storage Temperature ............................................................. 65°C to +150°C

Ambient Temperature with Power Applied .............................. -40°C to +85°C

Supply Voltage to Ground Potential (Inputs & Vcc Only) ....... 0.5V to +7.0V

Supply Voltage to Ground Potential (Outputs & D/O Only) .... 0.5V to +7.0V

DC Input Voltage ..................................................................... 0.5V to +7.0V

DC Output Current ............................................................................... 120mA

Power Dissipation ................................................................................... 0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance (T

A

= 25°C, f = 1 MHz)

Parameters

(4)

Description Test Conditions Typ Max. Units

CIN Input Capacitance VIN = 0 V 6 10 pF

COUT Output Capacitance VOUT = 0 V 8 12 pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is determined by device characterization but is not production tested.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

4

PS7006C 06/27/01

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

Power Supply Characteristics

Parameters Description Test Conditions

(1)

Min. Typ

(2)

Max. Units

ICC Quiescent Power VCC = Max. VIN = GND or VCC 330µA

Supply Current

∆ICC Supply Current per VCC = Max. VIN = 3.4V

(3)

0.5 2.0 mA

Input @ TTL HIGH

ICCD Supply Current per VCC = Max., VIN = VCC 0.15 0.25 m A /

Input per MHz

(4)

Outputs Open VIN = GND MHz OEA = OEB = GND Per Output Toggling 50% Duty Cycle

IC Total Power Supply VCC = Max., VIN = VCC 7.7 14.0

(5)

mA

Current

(6)

Outputs Open VIN = GND fI = 10 MHZ 50% Duty Cycle VIN = 3.4V 8.0 15.0

(5)

OEA = OEB = GND VIN = GND Five Outputs Toggling

VCC = Max., VIN = VCC 4.3 8 .4

(5)

Outputs Open VIN = GND fI = 2.5 MHZ 50% Duty Cycle OEA = OEB = GND VIN = 3.4V 4.8 10.4

(5)

Eleven Outputs VIN = GND Toggling

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. I C =IQUIESCENT + IINPUTS + IDYNAMIC

IC = ICC + ∆ICC D HNT + ICCD (fCP/2 + fINI) ICC = Quiescent Current ∆ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fI = Input Frequency NI = Number of Inputs at fI All currents are in milliamps and all frequencies are in megahertz.

5

PS7006C 06/27/01

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

PI49FCT805/806T Switching Characteristics over Operating Range

Notes:

1. See test circuit and wave forms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. Skew measured at worse cast temperature (max. temp).

4. This parameter is guaranteed but not production tested.

Tests Circuits For All Outputs

(1)

Pulse

Generator

D.U.T.

V

IN

R

T

V

OUT

C

L

500Ω

50pF

V

CC

7.0V

sretemaraPnoitpircseDsnoitidnoC

)1(

/T5082/T508

T608

/TA5082/TA508

TA608

/TB5082/TB508

TB608

/TC5082/TC508

TC608

stinU

.moCmoC.moCmoC

.niM.xaM.niM.xaM.niM.xaM.niM.xaM

t

HLP

t

LHP

yaleDnoitagaporP

NI

A

otAON,

NI

B

otBO

N

Fp05=LC

005=LR Ω

5.15.65.18.55.10.55.15.4

sn

t

HZP

t

LZP

emiTelbanEtuptuO

EO

A

otAON,

EO

B

otBO

N

5.10.85.10.85.15.85.12.6

t

ZHP

t

ZLP

emiTelbasiDtuptuO

)4(

EOAotAON, EO

B

otBO

N

5.10.75.10.75.10.65.10.5

t

(WEKSo)

)3(

stuptuoowtxwtwekS egakcapemasfo )noitisnartemas(

7.0 5.04.04.0

t

(WEKSp)

)3(

etisoppoxwtwekS

t(snoitisnart

LHP

t-

HLP

)

tuptuoemasfo

0.1 7.05.0 5.0

t

(WEKSt)

)3(

stuptuoowtxwtwekS

taegakcaptnereffidfo

erutarepmetemas

)noitisnartemas(

5.1 0.1 0.1 0.1

Test Switch

Open Drain

Disable LOW Closed

Enable LOW

All Other Inputs Open

Definitions:

CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

Switch Position

6

PS7006C 06/27/01

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

Switching Waveforms

Output Skew  tSK(o)

Input

t

PLHx

3V

1.5V 0V

Ox

V

OH

1.5V V

OL

t

PHLx

t

SK(o)

Oy

V

OH

1.5V V

OL

t

SK(o)

t

PLHy

t

PHLy

t

SK(o)

=|t

PLHytPLHx

|or|t

PHLytPHLx

|

Pulse Skew  tSK(p)

Package Skew  tSK(t)

Propagation Delay

Input

t

PLH

3V

1.5V 0V

Output

V

OH

1.5V V

OL

t

PHL

Enable and Disable Times

t

PZL

OE

1.5V 0V

3V

1.5V

3.5V

0V

1.5V

t

PLZ

V

OL

3.5V

0V

t

PZH

t

PHZ

0.3V

Output

Normally

Low

Output

Normally

High

Switch

Closed

Switch

Open

V

OH

Enable Disable

Input

t

PLH

3V

1.5V 0V

Output

V

OH

1.5V V

OL

t

PHL

t

SK(p)

=|t

PHLtPLH

|

Input

t

PLH1

3V

1.5V 0V

Package 1

Output

V

OH

1.5V V

OL

t

PHL1

t

SK(t)

Package 2

Output

V

OH

1.5V V

OL

t

SK(t)

t

PLH2

t

PHL2

t

SK(t)

=|t

PLH2tPLH1

|or|t

PHL2tPHL1

|

7

PS7006C 06/27/01

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

20-Pin 209-Mil SSOP (H)

.272 .295

.078

.002

SEATING PLANE

.0098

Max.

.0256 BSC

.022 .037

.004 .009

.291 .322

1

20

.197 .220

0.25

X.XX X.XX

DENOTES DIMENSIONS IN MILLIMETERS

0.050

7.40

8.20

0.55

0.95

0.09

0.25

5.00

5.60

2.00

6.90

7.50

0.65

Max

Min

20-Pin 150-Mil QSOP (Q)

.337 .344

.053 .069

.004 .010

SEATING PLANE

.025 BSC

.007 .010

.228 .244

.150 .157

1

20

.016 .050

X.XX X.XX

DENOTES DIMENSIONS IN MILLIMETERS

0.635

8.56

8.74

1.35

1.75

5.79

6.19

0.41

1.27

0.101

0.254 .008 .012

0.203

0.305

3.81

3.99

0.178

0.254

.058

1.47

.015 x 45˚

0.38

REF

Detail A

.008

0.20 MIN.

Guage Plane

.010

0.254

.041

1.04 REF

.016 .035

0.41

0.89

0˚-6˚

.008 .013

0.20

0.33

8

PS7006C 06/27/01

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI49FCT805T

PI49FCT2805T/PI49FCT806T

Fast CMOS Buffer/Clock Driver

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

edoCgniredrOedoCgnikraM

pTx508TCF94IPxpT508TCF94IP

pTx5082TCF94IPxpT5082TCF94IP

pTx608TCF94IPxpT608TCF94IP

Ordering Information

Note: x = Speed Grades: blank, A, B, C.

p = Package Type:

H = 209-mil SSOP Q = 150-mil QSOP S = 300-mil SOIC

Example:

PI49FCT2805ATH = A grade, H pkg marked as PI49FCT2805THA

20-Pin 300-Mil SOIC (S)

SEATING PLANE

.050

BSC

1

20

0-8˚

.2914 .2992

X.XX X.XX

DENOTES CONTROLLING DIMENSIONS IN MILLIMETERS

7.40

7.60

.496 .511

12.60

12.99

1.27

.0926 .1043

2.35

2.65

.394 .419

10.00

10.65

.0040 .0118

0.10

0.30

.013 .020

0.33

0.51

.010 .029

0.254

0.737

.0091 .0125

0.23

0.32

0.41

1.27

.016 .050

x 45˚

.020 .030

0.508

0.762

REF