Datasheet PI3C34X461NB Datasheet (PERICOM)

1

PS8432B 06/23/00

Function NBE A0–9

Disconnect H Hi-Z Connect L B0–9

Truth Table

(1)

Note 1:

H = High Voltage Level L = Low Voltage Level Hi-Z = High Impedance

Logic Block Diagram

emaNniPnoitpircseD

NA0-NA9

AsuB

NB0-NB9

BsuB

N

EB

)WOLevitcA(sniPelbanEsuB

N

DNG

dnuorG

N

V

CC

rewoP

Product Pin Description

Note:

N = 1 through 4 for each set of 10-Bit Buses.

P

roduct D

escription

Pericom

Sem

iconductors PI3C

series of logic circuits are produced

using the C

om

panys advanced subm

icron C

M

O

S technology,

achieving industry leading perform

ance.

The PI3C

34X

461 is a 40-bit, 2-port bus sw

itch designed w

ith a low

O

N

resistance (5

Ω) allow

ing inputs to be connected directly to

outputs. T

he bus sw

itch creates no additional propagational delay

or additional ground bounce noise. T

he sw

itches are turned O

N

by

the B

us E

nable (B

E) input signal.

Product Features

 Near zero propagation delay 5Ω switches connect inputs to outputs  High Bandwidth (>200 MHz)  Permits Hot Insertion  Rail-to-Rail, 3.3V Switching  5V I/O Tolerant  Package available:

 96-pin LFBGA (NB)

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, BusSwitch

1

BE

1A9

1

A

0

1

B

9

1B0

3

BE

3A9

3

A

0

3

B

9

3B0

2

BE

2A9

2

A

0

2

B

9

2

B

0

4

BE

4A9

4

A

0

4

B

9

4

B

0

2

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, Bus Switch

PS8432B 06/23/00

emaNdaPllaBemaNdaPllaBemaNdaPllaBemaNdaPllaB

1A0

3A

2A0

3E

3A0

3J

4A0

3N

1B0

5A

2B0

5E

3B0

5J

4B0

5N

1A1

2A

2A1

2E

3A1

2J

4A1

2N

1B1

6A

2B1

6E

3B1

6J

4B1

6N

1A2

1A

2A2

1E

3A2

1J

4A2

1N

1B2

5B

2B2

5F

3B2

5K

4B2

5P

1A3

2B

2A3

2F

3A3

2K

4A3

2P

1B3

6B

2B3

6F

3B3

6K

4B3

6P

1A4

1B

2A4

1F

3A4

1K

4A4

1P

1B4

5C

2B4

5G

3B4

5L

4B4

5R

1A5

2C

2A5

2G

3A5

2L

4A5

2R

1B5

6C

2B5

6G

3B5

6L

4B5

6R

1A6

1C

2A6

1G

3A6

1L

4A6

1R

1B6

5D

2B6

5H

3B6

5M

4B6

5T

1A7

2D

2A7

2H

3A7

2M

4A7

2T

1B7

6D

2B7

6H

3B7

6M

4B7

6T

1A8

1D

2A8

1H

3A8

IM

4A8

1T

1B8

4D

2B8

4H

3B8

4M

4B8

4T

1A9

3D

2A9

3H

3A9

3M

4A9

3T

1B9

4C

2B9

4G

3B9

4L

4B9

4R

CN3BCN3FCN3KCN3P

1

EB

4A

2

EB

4E

3

EB

4J

4BE

4N

1VCC

4B

2VCC

4F

3VCC

4K

4VCC

4P

1

DNG

3C

2

DNG

3G

3

DNG

3L

4

DNG

3R

Product Pinout by Name

33

1 2

3

4 5

6

7 8 9 10 11 12 13 14 15

PS8432B 06/23/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, Bus Switch

1A21A11A01

EB

1B01B1

1

A

41A3

CN

1VCC1B21B3

1

A

61A5

1

DNG

1B91B41B5

1

A

81A71A91B81B61B7

2

A

22A12A02

EB

2B02B1

2

A

42A3

CN

2VCC2B22B3

2

A

62A5

2

DNG

2B92B42B5

2

A

82A72A92B82B62B7

3

A

23A13A03

EB

3B03B1

3

A

43A3

CN

3VCC3B23B3

3

A

63A5

3

DNG

3B93B43B5

3

A

83A73A93B83B63B7

4

A

24A14A04

EB

4B04B1

4

A

44A3

CN

4VCC4B24B3

4

A

64A54

DNG

4B94B44B5

4

A

84A74A94B84B64B7

Product Pinout [LFBGA(N96) Package]

T

P

M

R

N

L

K

J

4

32

1

6

5

H

F

D

G

E

C

B

A

Product Pin Assignment (Top View)

4

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, Bus Switch

PS8432B 06/23/00

DC Electrical Characteristics (Over the Operating Range, T

A

= 40°C to +85°C, V

CC

= 3.3V ±10%)

Parameters Description Test Conditions

(1)

Min. Typ

(2)

Max. Un its

V

IH

Input HIGH Voltage Guaranteed Logic HIGH Level 2.0

V

IL

Input LOW Voltage Guaranteed Logic LOW Level 0.5 0.8

I

IH

Input HIGH Current VCC = Max., VIN = V

CC

±1

I

IL

Input LOW Current VCC = Max., VIN = GND ±1 µA

I

OZH

High Impedance Output Current 0 ≤ A, B ≤ V

CC

±1

V

IK

Clamp Diode Voltage VCC = Min., IIN = 18mA 0.73  1.2 V

R

ON

Switch On Resistance

(4)

VCC = Min., VIN = 0.0V, ION = 48mA 5 7 V

CC

= Min., V

IN

= 2.4V, ION = 1 5mA 10 15

Storage Temperature ............................................................–65°C to +150°C

Ambient Temperature with Power Applied ...........................–40°C to +85°C

Supply Voltage to Ground Potential (Inputs & Vcc Only) .... –0.5V to +4.6V

Supply Voltage to Ground Potential (Outputs & D/O Only) . –0.5V to +4.6V

DC Input Voltage ................................................................... –0.5V to +4.6V

DC Output Current ...............................................................................120mA

Power Dissipation.................................................................................... 0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V

CC

= 3.3V, TA = 25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Measured by the voltage drop between A and B pin at indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A,B) pins.

5. This parameter is determined by device characterization but is not production tested.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

V

Ω

Capacitance (T

A

= 25°C, f = 1 MHz)

sretemaraP

)5(

noitpircseDsnoitidnoCtseT.pyTstinU

C

NI

ecnaticapaCtupnIV

NI

V0=5.3

FpC

FFO

ffOhctiwS,ecnaticapaCB/AV

NI

V0=0.5

C

NO

nOhctiwS,ecnaticapaCB/AV

NI

V0=0.01

55

1 2

3

4 5

6

7 8 9 10 11 12 13 14 15

PS8432B 06/23/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, Bus Switch

164X43C3IP

.moC

sretemaraPnoitpircseDsnoitidnoC.niM.xaMstinU

t

HLP

t

LHP

yaleDnoitagaporP

)3,2(

xAotxB,xBotxA

C

L

R,Fp05=

L

005= Ω

52.0

sn

t

HZP

t

LZP

emiTelbanEsuB

xBroxAotEB

5.15.6

t

ZHP

t

ZLP

emiTelbasiDsuB

xBroxAotEB

5.15.5

Power Supply Characteristics

Parameters Description Test Conditions

(1)

Min. Ty p

(2)

Max. Un i t s

I

CC

Quiescent Power VCC = Max. VIN = GND or V

CC

260 500

Supply Current

∆I

CC

Supply Current per VCC = Max. VIN = 3.0V

(3)

750

Input @ TTL HIGH

Notes:

1. For Max. or Min.conditions, use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at VCC = 3.3V, +25°C ambient.

3. Per TTL driven input (control input only); A and B pins do not contribute to Icc.

4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by design.

Switching Characteristics over Operating Range

Notes:

1. See test circuit and waveforms.

2. This parameter is guaranteed but not tested on Propagation Delays.

3. The bus switch contributes no propagational delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

µA

6

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI3C34X461

3.3V, High Bandwidth, Hot Insertion, 40-Bit, 2-Port, Bus Switch

PS8432B 06/23/00

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

traPegakcaP-niPsnoisnemiDhctiPllaB

BN164X43C5IP)BN(AGBFL-69mm5.31xmm5.5mm8.0

Ordering Information

Applications Information

Logic Inputs

The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, the output enables or select pins may be driven LOW to 0V and HIGH to 3.6V. Driving IN Rail-to-Rail

®

minimizes power consumption.

Power Supply Sequencing

Proper power-supply sequencing is advised for all CMOS devices. It is recommended to always apply VCC before applying signals to the input/output or control pins.

96-Pin LFBGA (NB) Package

5.50 ± 0.15

13.50 ± 0.15

Pin 1 FIDUCIAL MARK

0.75

Pin 1 FIDUCIAL MARK

0.80

1.40 Max.

0.85 Min.

0.40 ± 0.05

// 0.10 C

0.10 C

SEATING PLANE

C

B

96 xφ0.40 ± 0.07

0.20 C A

B

s

0.08 C

s

s s

A

654321

A B C D E

F G H

J K

L M N P R T