• Two test inputs, one of which also serves as the external
interrupt input
• DTMF, modem, musical tone generator
• Reference for supply and temperature-independent
tone output
• Filtering for low output distortion (CEPT compatible)
• Melody output for ringer application
• Programmable DTMF clock divider
• Power-on-reset
• Stop and Idle modes
PCD3350A
• Supply voltage: 1.8 to 6 V (DTMF tone output and
EEPROM erase/write from 2.5 V)
• CPU clock frequency: 1 to 16 MHz (3.58 MHz or
10.74 MHz for DTMF)
• Operating ambient temperature: −25 to +70 °C
• Manufactured in silicon gate CMOS process.
2GENERAL DESCRIPTION
This data sheet details the specific properties of the
PCD3350A. The shared properties of the PCD33xxA
family of microcontrollers are described in the
data sheet, which should be read in conjunction
family”
with this publication.
The PCD3350A is a microcontroller designed primarily for
telephony applications. It includes 8 kbytes ROM,
256 bytes RAM, 34 I/O lines, and an on-chip generator for
dual tone multifrequency (DTMF), modem and musical
tones. In addition to dialling, the generated frequencies
can be made available as square waves for melody
generation, providing ringer operation.
The PCD3350A also incorporates 256 bytes of EEPROM,
permitting data storage without battery backup. The
EEPROM can be used for storing telephone numbers,
particularly for implementing redial functions.
Finally, the PCD3350A includes a low power 32 kHz
crystal oscillator with an EEPROM programmable
Real-Time Clock (RTC) working in standby mode.
The instruction set is similar to that of the MAB8048 and is
a sub-set of that listed in the
sheet.
1. Please refer to the Order Entry Form (OEF) for this device for the full type number to use when ordering. This type
number will also specify the required program and the ROM mask options.
1996 Dec 183
PACKAGE
SOT205-1
Page 4
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
4BLOCK DIAGRAM
WORD
STATUS
PROGRAM
LOWER
COUNTER
PROGRAM
HIGHER
COUNTER
PROGRAM
EVENT
TIMER/
COUNTER
32
T1
CONTROL
REGISTER
& MELODY
DTMF-CLOCK
LGF
REGISTER
HGF
REGISTER
6
88
8
58888
8
8
88
8
8
8
8
8
8
8
8
8
8
8
8
8
4
8
6
BUFFER
DER. PORT 0
DP0.0/RCO to DP0.5
8
PORT 0
BUFFER
P0.0 to P0.7
ROM
8 kbytes
RESIDENT
PCD3350A
PORT 1
BUFFER
P1.0 to P1.7/MDY
8
BUFFER
DER. PORT 1
DP1.0 to DP1.7/DCO
DTMF
f
TONE
FILTER
48
PORT 2
BUFFER
P2.0 to P2.3
FLIP-FLOP
DER. PORT 0
PORT 0
FLIP-FLOP
DECODE
PORT 1
FLIP-FLOP
FLIP-FLOP
DER. PORT 1
PORT 2
FLIP-FLOP
BANK
MEMORY
FLIP-FLOPS
FREQ.
CLOCK
INTERNAL
SINE WAVE
GENERATOR
30
REGISTER
FREQUENCY
ADJUSTMENT
CLOCK
CONTROL
REGISTER
REGISTER 0
REGISTER 1
REGISTER 2
MULTIPLEXER
RAM
ADDRESS
REGISTER
REGISTER 1
TEMPORARY
timer interrupt
ACCUMULATOR
LOGIC
INTERRUPT
DATA
EEPROM
TRANSFER
EEPROM
ADDRESS
REGISTER
EEPROM
CONTROL
REGISTER
TIMER 2
REGISTER
TIMER 2
RELOAD
REGISTER
REAL-TIME CLOCK
REGISTER 3
REGISTER 4
REGISTER 5
AND
REGISTER
INSTRUCTION
ARITHMETIC
interrupt
derivative
DIVIDER CHAIN
REGISTER 6
REGISTER 7
8 LEVEL STACK
(VARIABLE LENGTH)
DECOD
DECODER
LOGIC UNIT
REGISTER 2
TEMPORARY
EEPROM
REAL-TIME CLOCK
32 kHz OSCILLATOR
RTC1RTC2
DATA STORE
REGISTER BANK
OPTIONAL SECOND
E
FLAG
T1
CE/T0
TIMER
BRANCH
CONDITIONAL
ADJUST
DECIMAL
RTC interrupt
external interrupt
256 bytes
POR
V
POWER-ON-RESET
256 bytes
RESIDENT RAM ARRAY
TEST
ACC BIT
ACC
CARRY
LOGIC
XTAL2XTAL1RESET
CONTROL AND TIMING
CE/T0
IDLE
STOP
RESET
PCD3350A
MED263
OSCILLATOR
handbook, full pagewidth
Fig.1 Block diagram.
INTERRUPT INITIALIZE
1996 Dec 184
Page 5
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
5PINNING INFORMATION
5.1Pinning
handbook, full pagewidth
P1.6
P1.7/MDY
43
42
P1.5
P1.4
41
40
PCD3350AH
P2.1
P2.2
P2.3
DP0.0/RCO
DP0.1
DP0.2
DP0.3
DP0.4
DP0.5
RTC1
RTC2
P2.0
44
1
2
3
4
5
6
7
8
9
10
11
P1.3
39
PCD3350A
SS
DD
TONE
V
38
37
P1.1
V
P1.2
36
35
34
33
P1.0
P0.7
32
31
P0.6
30
P0.5
P0.4
29
28
XTAL2
XTAL1
27
P0.3
26
P0.2
25
24
P0.1
P0.0
23
12
13
14
15
16
T1
CE/T0
DP1.0
RESET
DP1.1
Fig.2 Pin configuration.
17
DP1.2
18
DP1.3
19
DP1.4
20
DP1.5
21
DP1.6
22
MED264
DP1.7/DCO
1996 Dec 185
Page 6
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
5.2Pin description
Table 1 SOT205-1 package (for information on parallel I/O ports, see Chapter 14)
SYMBOLPINTYPEDESCRIPTION
P2.1 to P2.31 to 3I/O3 bits of Port 2: 4-bit quasi-bidirectional I/O port
DP0.0/RCO4I/O1 bit of Derivative Port 0: 6-bit quasi-bidirectional I/O port; or RTC output
DP0.1 to DP0.55 to 9I/O5 bits of Derivative Port 0: 6-bit quasi-bidirectional I/O port
RTC110IReal Time Clock 32 kHz oscillator input
RTC211OReal Time Clock 32 kHz oscillator output
CE/
T012IChip Enable or Test 0 input
T113ITest 1/count input of 8-bit Timer/event counter 1
RESET14Ireset input
DP1.0 to DP1.615 to 21I/O7 bits of Derivative Port 1: 8-bit quasi-bidirectional I/O port
DP1.7/DCO22I/O1 bit of Derivative Port 1: 8-bit quasi-bidirectional I/O port; or DTMF clock
output
P0.0 to P0.323 to 26I/O4 bits of Port 0: 8-bit quasi-bidirectional I/O port
XTAL127Icrystal oscillator/external clock input
XTAL228Ocrystal oscillator output
P0.4 to P0.729 to 32I/O4 bits of Port 0: 8-bit quasi-bidirectional I/O port
P1.0 to P1.233 to 35I/O3 bits of Port 1: 8-bit quasi-bidirectional I/O port
V
SS
TONE37ODTMF output
V
DD
P1.3 to P1.639 to 42I/O4 bits of Port 1: 8-bit quasi-bidirectional I/O port
P1.7/MDY43I/O1 bit of Port 1: 8-bit quasi-bidirectional I/O port; or melody output
P2.044I/O1 bit of Port 2: 4-bit quasi-bidirectional I/O port
36Pground
38Ppositive supply voltage
1996 Dec 186
Page 7
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
6FREQUENCY GENERATOR
A versatile frequency generator section with built-in
programmable clock divider is provided (see Fig.3).
The clock divider allows the DTMF section to run either
with the main clock frequency (f
of it (f
DTMF
=1⁄3× f
) depending on the state of the divider
xtal
DTMF=fxtal
) or with a third
control bit DIV3 (see Table 4). The frequency generator
includes precision circuitry for dual tone multifrequency
(DTMF) signals, which is typically used for tone dialling
telephone sets.
6.1Frequency generator derivative registers
6.1.1H
IGH AND LOW GROUP FREQUENCY REGISTERS
Table 2 gives the addresses, symbols and access types of the High Group Frequency (HGF) and Low Group Frequency
(LGF) registers, used to set the frequency output.
Table 2 Hexadecimal addresses, symbols, access types and bit symbols of the frequency registers
REGISTER
ADDRESS
REGISTER
SYMBOL
ACCESS
TYPE
7 6 5 4 3 2 1 0
11HHGFWH7H6H5H4H3H2H1H0
12HLGFWL7L6L5L4L3L2L1L0
The TONE output can alternatively issue twelve modem
frequencies for data rates between 300 and 1200 bits/s.
In addition to DTMF and modem frequencies, two octaves
of musical scale in steps of semitones are available. Their
frequencies are provided either in purely sinusoidal form
on the TONE output or as a square wave on the port line
P1.7/MDY. The latter is typically for ringer applications in
telephone sets. If no frequency output is selected the
TONE output is in 3-state mode.
BIT SYMBOLS
6.1.2CLOCK AND MELODY CONTROL REGISTER (MDYCON)
Table 3 Clock and Melody Control Register, MDYCON (address 13H; access type R/W)
7 6 5 4 3 2 1 0
00000EDCODIV3EMO
Table 4 Description of MDYCON bits
BITSYMBOLDESCRIPTION
7to3−These bits are set to a logic 0.
2EDCOEnable DTMF clock output. If bit EDCO = 0, then DP1.7/DCO is a general purpose
derivative port line. If bit EDCO = 1, then DP1.7/DCO is the DTMF clock output.
EDCO = 1 does not inhibit the port instructions for DP1.7/DCO. Therefore the state of
both port line and flip-flop may be read in and the port flip-flop may be written by
derivative port instructions. However, the port flip-flop of DP1.7/DCO must remain set to
avoid conflicts between DTMF clock and port outputs.
1DIV3Enable DTMF clock divider. If bit DIV3 = 0, then the DTMF clock f
If bit DIV3 = 1, then f
DTMF
=1⁄3× f
xtal
.
DTMF=fxtal
.
0EMOEnable Melody Output. If bit EMO = 0, then P1.7/MDY is a standard port line.
If bit EMO = 1, then P1.7/MDY is the melody output. EMO = 1 does not inhibit the port
instructions for P1.7/MDY. Therefore the state of both port line and flip-flop may be read
in and the port flip-flop may be written by port instructions. However, the port flip-flop of
P1.7/MDY must remain set to avoid conflicts between melody and port outputs.
When the HGF contents are zero while EMO = 1, P1.7/MDY is in the HIGH state.
1996 Dec 187
Page 8
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
handbook, full pagewidth
8
8
8
INTERNAL BUS
8
f
xtal
CLOCK AND MELODY
CONTROL REGISTER
HGF REGISTER
LGF REGISTER
CLOCK
DIVIDER
DIGITAL
SINE WAVE
SYNTHESIZER
SWITCHED
CAPACITOR
BANDGAP
VOLTAGE
REFERENCE
DIGITAL
SINE WAVE
SYNTHESIZER
f
square wave
DAC
DAC
DTMF
SWITCHED
CAPACITOR
LOW-PASS
FILTER
PCD3350A
PORT/CLOCK
OUTPUT LOGIC
PORT/MELODY
OUTPUT LOGIC
RC LOW-PASS
FILTER
MGB782
DP1.7/
DCO
P1.7/
MDY
TONE
Fig.3Block diagram of the frequency generator, melody output (P1.7/MDY) and DTMF clock output
(DP1.7/DCO).
6.2Melody output (P1.7/MDY)
The melody output (P1.7/MDY) is very useful for
generating musical notes when a purely sinusoidal signal
is not required, such as for ringer applications.
The square wave (duty cycle =12⁄23 or 52%) will include
the attenuated harmonics of the base frequency, which is
defined by the contents of the HGF register (Table 2).
However, even higher frequency notes may be produced
since the low-pass filtering on the TONE output is not
applied to the P1.7/MDY output. This results in the
minimum decimal value x in the HGF register (see
equation in Section 6.4) being 2 for the P1.7/MDY output,
rather than 60 for the TONE output. A sinusoidal TONE
output is produced at the same time as the melody square
wave, but due to the filtering, the higher frequency sine
waves produced when x < 60 will not appear at the TONE
output.
Since the melody output is shared with P1.7, the port
flip-flop of P1.7 has to be set HIGH before using the
6.3DTMF clock divider and output (DP1.7/DCO)
The DTMF clock divider allows the DTMF part to run either
with the main clock frequency (f
of it (f
DTMF
=1⁄3× f
) depending on the state of the divider
xtal
DTMF=fxtal
control bit DIV3 in register MDYCON.
For low power applications, a 3.58 MHz quartz crystal or
PXE resonator can be chosen together with the
divide-by-one function of the clock divider.
For other applications a 10.74 MHz quartz crystal or PXE
resonator may be chosen together with the divide-by-three
function of the clock divider. This triples the program speed
of the microcontroller, thereby keeping the assumed
DTMF frequency of 3.58 MHz.
Since a 3.58 MHz clock is needed for peripheral telephony
circuits such as the analog voice scrambler/descrambler
PCD4440T, a switchable DTMF clock output is provided
depending on the state of the enable clock output bit
EDCO in register MDYCON.
melody output. This is to avoid conflicts between melody
and port outputs. The melody output drive depends on the
configuration of port P1.7/MDY, see Chapter 14, Table 27.
) or with a third
1996 Dec 188
Page 9
Philips SemiconductorsProduct specification
-
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
If EDCO = 1 and DIV3 = 1 in the MDYCON register: a
square wave with the frequency f
on the derivative port line DP1.7/DCO. If EDCO = 1 and
DIV3 = 0: a square wave with the frequency f
output on the derivative port line DP1.7/DCO.
The melody output drive depends on the configuration of
port P1.7/MDY, see Chapter 14, Table 27.
6.4Frequency registers
The two frequency registers HGF and LGF define two
frequencies. From these, the digital sine synthesizers
together with the Digital-to-Analog Converters (DACs)
construct two sine waves. Their amplitudes are precisely
scaled according to the bandgap voltage reference. This
ensures tone output levels independent of supply voltage
and temperature. The amplitude of the Low Group
Frequency sine wave is attenuated by 2 dB compared to
the amplitude of the High Group Frequency sine wave.
The two sine waves are summed and then filtered by an
on-chip switched capacitor and RC low-pass filters.
These guarantee that all DTMF tones generated fulfil the
CEPT recommendations with respect to amplitude,
frequency deviation, total harmonic distortion and
suppression of unwanted frequency components.
The value 00H in a frequency register stops the
corresponding digital sine synthesizer. If both frequency
registers contain 00H, the whole frequency generator is
shut off, resulting in lower power consumption.
The frequency ‘f’ of the sine wave generated from either of
the frequency registers is a function of the clock frequency
’ and the decimal value ‘x’ held in the register.
‘f
xtal
The equation relating these variables is:
f
f
=
The frequency limitation given by x ≥ 60 is due to the
low-pass filters which would attenuate higher frequency
sine waves.
6.5DTMF frequencies
Assuming an oscillator frequency f
DTMF standard frequencies can be implemented as
shown in Table 5.
xtal
-------------------------------23 x 2+()[]
; where 60 ≤ x ≤ 255.
=1⁄3× f
DTMF
= 3.58 MHz, the
xtal
is output
xtal
DTMF=fxtal
is
PCD3350A
The relationships between telephone keyboard symbols,
DTMF frequency pairs and the frequency register contents
are given in Table 6.
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
6.6Modem frequencies
Again assuming an oscillator frequency f
the standard modem frequencies can be implemented as
in Table 7. It is suggested to define the frequency by the
HGF register while the LGF register contains 00H,
disabling Low Group Frequency generation.
Table 7 Standard modem frequencies and their
implementation
HGF
FREQUENCY (Hz) DEVIATION
VALUE
(HEX)
9D980
821180
8F1070
791270
801200
452200
761300
482100
5C1650
521850
4B2025
442225
MODEMGENERATED(%)(Hz)
(1)
(1)
(2)
(2)
(3)
(3)
(4)
(4)
(1)
(1)
(2)
(2)
978.82−0.12 −1.18
1179.03−0.08 −0.97
1073.330.313.33
1265.30−0.37 −4.70
1197.17−0.24 −2.83
2192.01−0.36 −7.99
1296.94−0.24 −3.06
2103.140.153.14
1655.660.345.66
1852.770.152.77
2021.20−0.19 −3.80
2223.32−0.08 −1.68
Notes
1. Standard is V.21.
2. Standard is Bell 103.
3. Standard is Bell 202.
4. Standard is V.23.
6.7Musical scale frequencies
= 3.58 MHz,
xtal
PCD3350A
Table 8 Musical scale frequencies and their
implementation
HGF
NOTE
VALUE
(HEX)
D#5F8622.3622.5
E5EA659.3659.5
F5DD698.5697.9
F#5D0740.0741.1
G5C5784.0782.1
G#5B9830.6832.3
A5AF880.0879.3
A#5A5923.3931.9
B59C987.8985.0
C6931046.51044.5
C#68A1108.71111.7
D6821174.71179.0
D#67B1244.51245.1
E6741318.51318.9
F66D1396.91402.1
F#6671480.01482.2
G6611568.01572.0
G#65C1661.21655.7
A6561760.01768.5
A#6511864.71875.1
B64D1975.51970.0
C7482093.02103.3
C#7442217.52223.3
D7402349.32358.1
D#73D2489.02470.4
FREQUENCY (Hz)
STANDARD
(1)
GENERATED
Finally, two octaves of musical scale in steps of semitones
can be realized, again assuming an oscillator frequency
f
= 3.58 MHz (Table 8). It is suggested to define the
xtal
frequency by the HGF register while the LGF contains
00H, disabling Low Group Frequency generation.
1996 Dec 1810
Note
1. Standard scale based on A4 @ 440 Hz.
Page 11
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
7EEPROM AND TIMER 2 ORGANIZATION
The PCD3350A has 256 bytes of Electrically Erasable
Programmable Read Only Memory (EEPROM). Such
non-volatile storage provides data retention without the
need for battery backup. In telecom applications, the
EEPROM is used for storing redial numbers and for short
dialling of frequently used numbers. More generally,
EEPROM may be used for customizing microcontrollers,
such as to include a PIN code or a country code, to define
trimming parameters, to select application features from
the range stored in ROM.
The most significant difference between a RAM and an
EEPROM is that a bit in EEPROM, once written to a
logic 1, cannot be cleared by a subsequent write
operation. Successive write accesses actually perform a
logical OR with the previously stored information.
Therefore, to clear a bit, the whole byte must be erased
and re-written with the particular bit cleared. Thus, an
erase-and-write operation is the EEPROM equivalent of a
RAM write operation.
PCD3350A
Whereas read access times to an EEPROM are
comparable to RAM access times, write and erase access
times are much slower at 5 ms each. To make these
operations more efficient, several provisions are available
in the PCD3350A.
First, the EEPROM array is structured into 64 four-byte
pages (see Fig.4) permitting access to 4 bytes in parallel
(write page, erase/write page and erase page). It is also
possible to erase and write individual bytes.
Finally, the EEPROM address register provides
auto-incrementing, allowing very efficient read and write
accesses to sequential bytes.
To simplify the erase and write timing, the derivative 8-bit
down-counter (Timer 2) with reload register is provided.
In addition to EEPROM timing, Timer 2 can be used for
general real-time tasks, such as for measuring signal
duration and for defining pulse widths.
1996 Dec 1811
Page 12
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
handbook, full pagewidth
8
EEPROM ADDRESS REGISTER
2
2 : 4 DECODER
EEPROM LATCH 0
8
F0
F1EEPROM LATCH 1
F2EEPROM LATCH 2
F3EEPROM LATCH 3
PCD3350A
6
6 : 64 DECODER
256-byte EEPROM ARRAY
(64 4-byte PAGES)
8
INTERNAL
BUS
8
8
8
8
8
EEPROM TEST REGISTER
EEPROM CONTROL REGISTER
TIMER 2 RELOAD REGISTER
8
TIMER 2 REGISTER (T2)
1
f
xtal
480
MGB783
T2F set on
underflow
Fig.4 Block diagram of the EEPROM and Timer 2.
1996 Dec 1812
Page 13
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
7.1EEPROM registers
7.1.1EEPROM C
The behaviour of the EEPROM and Timer 2 section is defined by the EEPROM Control Register, as detailed in Tables
9, 10 and 11.
Table 9 EEPROM Control Register, EPCR (address 04H, access type R/W)
76543210
STT2ET2IT2FEWPMC3MC2MC10
Table 10 Description of EPCR bits
BITSYMBOLDESCRIPTION
7STT2Start T2. If STT2 = 0, then Timer 2 is stopped; T2 value held. If STT2 = 1, then T2
6ET2IEnable T2 interrupt. If ET2I = 0, then T2F event cannot request interrupt. If ET2I = 1,
5T2FTimer 2 flag. Set when T2 underflows (or by program); reset by program.
4EWPErase or write in progress (EWP). Set by program (EWP starts EEPROM erase and/or
3MC3Mode control 3 to 1. These three bits in conjunction with bit EWP select the mode as
2MC2
1MC1
0−This bit is set to a logic 0.
ONTROL REGISTER (EPCR)
decrements from reload value.
then T2F event can request interrupt.
write and Timer 2). Reset at the end of EEPROM erase and/or write.
7.1.2EEPROM ADDRESS REGISTER (ADDR)
The EEPROM Address Register (ADDR) determines the EEPROM location to which an EEPROM access is directed.
As a whole, ADDR auto-increments after read and write cycles to EEPROM, but remains fixed after erase cycles. This
behaviour generates the correct ADDR contents for sequential read accesses and for sequential write or erase/write
accesses with intermediate page setup. Overflow of the 8-bit counter wraps around to zero. See Tables 12 and 13.
7 to 2AD7 to AD2 AD7 to AD2 select one of 64 pages.
1 to 0AD1 to AD0 AD1 and AD0 are irrelevant during erase and write cycles. For read accesses, AD0 and
AD1 indicate the byte location within an EEPROM page. During page setup, finally, AD0
and AD1 select EEPROM Latch 0 to 3 whereas AD2 to AD6 are irrelevant. If increment
mode (see Table 11) is active during page setup, the subcounter consisting of AD0 and
AD1 increments after every write to an EEPROM latch, thus enhancing access to
sequential EEPROM latches. Incrementing stops when EEPROM Latch 3 is reached,
i.e. when AD0 and AD1 are both a logic 1.
7.1.3EEPROM D
Table 14 EEPROM Data Register, DATR (address 03H; access type R/W)
76543210
D7D6D5D4D3D2D1D0
Table 15 Description of DATR bits
BITSYMBOLDESCRIPTION
7 to 0D7 to D0The EEPROM Data Register (DATR) is only a conceptual entity. A read operation from
7.1.4EEPROM
The EEPROM Test Register is used for testing purposes during device manufacture. It must not be accessed by the
device user.
ATA REGISTER (DATR)
DATR, reads out the EEPROM byte addressed by ADDR. On the other hand, a write
operation to DATR, loads data into the EEPROM latch (see Fig.4) defined by bits AD0
and AD1 of ADDR.
TEST REGISTER (TST)
1996 Dec 1814
Page 15
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
7.2EEPROM latches
The four EEPROM latches (EEPROM Latch 0 to 3; Fig.4)
cannot be read by user software. Due to their construction,
the latches can only be preset, but not cleared. Successive
write operations through DATR to the EEPROM latches
actually perform a logical OR with the previously stored
data in EEPROM. The EEPROM latches are reset at the
conclusion of any EEPROM cycle.
7.3EEPROM flags
The four EEPROM flags (F0 to F3; Fig.4) cannot be
directly accessed by user software. An EEPROM flag is
set as a side-effect when the corresponding EEPROM
latch is written through DATR. The EEPROM flags are
reset at the conclusion of any EEPROM cycle.
7.4EEPROM macros
The instruction sequence used in an EEPROM access
should be treated as an indivisible entity. Erroneous
programs result if ADDR, DATR, RELR or EPCR are
inadvertently changed during an EEPROM cycle or its
setup. Special care should be taken if the program may
asynchronously divert due to an interrupt. A new access to
the EEPROM may only be initiated when no write, erase or
erase/write cycles are in progress. This can be verified by
reading bit EWP (register EPCR).
For write, erase and erase/write cycles, it is assumed that
the Timer 2 Reload Register (RELR) has been loaded with
the appropriate value for a 5 ms delay, which depends on
(see Table 22). The end of a write, erase or erase/write
f
xtal
cycle will be signalled by a cleared EWP and by a Timer 2
interrupt provided that ET2I = 1 and that the derivative
interrupt is enabled.
7.5EEPROM access
One read, one write, one erase/write and one erase
access are defined by bits EWP and MC1 to MC3 in the
EPCR register; see Table 9.
Read byte retrieves the EEPROM byte addressed by
ADDR when DATR is read. Read cycles are
instantaneous.
Write and erase cycles take 5 ms, however. Erase/write is
a combination of an erase and a subsequent write cycle,
consequently taking 10 ms.
As their names imply, write page, erase page anderase/write page are applied to a whole EEPROM page.
Therefore, bits AD0 and AD1 of register ADDR (see
Table 12), defining the byte location within an EEPROM
PCD3350A
page, are irrelevant during write and erase cycles.
However, write and erase cycles need not affect all bytes
of the page. The EEPROM flags F0 to F3 (see Fig.4)
determine which bytes within the EEPROM page are
affected by the erase and/or write cycles. A byte whose
corresponding EEPROM flag is zero remains unchanged.
With erase page, a byte is erased if its corresponding
EEPROM flag is set. With write page, data in EEPROM
Latch 0 to 3 (Fig.4) are ORed to the individual page bytes
if and only if the corresponding EEPROM flags are set.
In an erase/write cycle, F0 to F3 select which page bytes
are erased and ORed with the corresponding EEPROM
latches. ORing, in this case, means that the EEPROM
latches are copied to the selected page bytes.
The described page-wise organization of erase and write
cycles allows up to four bytes to be individually erased or
written within 5 ms. This advantage necessitates a
preparation step, called page setup, before the actual
erase and/or write cycle can be executed.
Page setup controls EEPROM latches and EEPROM
flags. This will be described in the Sections 7.5.1 to 7.5.5.
7.5.1P
Page setup is a preparation step required before write
page, erase page and erase/write page cycles.
As previously described, these page operations include
single-byte write, erase and erase/write as a special case.
EEPROM flags F0 to F3 determine which page bytes will
be affected by the mentioned page operations. EEPROM
Latch 0 to 3 must be preset through DATR to specify the
write cycle data to EEPROM and to set the EEPROM flags
as a side-effect.
Obviously, the actual preset value of the EEPROM latches
is irrelevant for erase page. Preset of one, two, three or all
four EEPROM latches and the corresponding EEPROM
flags can be performed by repeatedly defining ADDR and
writing to DATR (see Table 16).
If more than one EEPROM latch must be preset, the
subcounter consisting of AD0 and AD1 can be induced to
auto-increment after every write to DATR, thus stepping
through all EEPROM latches. For this purpose, increment
mode (Table 11) must be selected. Auto-incrementing
stops at EEPROM Latch 3. It is not mandatory to start at
EEPROM Latch 0 as in shown in Table 17.
Note that AD2 to AD7 are irrelevant during page setup.
They will usually specify the intended EEPROM page,
anticipating the subsequent page cycle.
AGE SETUP
1996 Dec 1815
Page 16
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
From now on, it will be assumed that AD2 to AD7 will
contain the intended EEPROM page address after page
setup.
Table 16 Page setup; preset
INSTRUCTIONRESULT
MOV A, #addraddress of EEPROM latch
MOV ADDR, Asend address to ADDR
MOV A, #dataload write, erase/write or erase
data
MOV DA TR, Asend data to addressed EEPROM
latch
Table 17 Page setup; auto-incrementing
INSTRUCTIONRESUL T
MOV A, #MC2increment mode control word
MOV EPCR, Aselect increment mode
MOV A, #baddrEEPROM Latch0 address
(AD0 = AD1 = 0)
MOV ADDR, Asend EEPROM Latch 0 address
to ADDR
MOV A, R0load 1stbyte from Register 0
Latch 1
Latch 2
st
byte to EEPROM Latch 0
nd
byte from Register 1
nd
byte to EEPROM
rd
byte from Register 2
rd
byte to EEPROM
th
byte from Register 3
th
byte to EEPROM Latch 3
MOV DA TR, Asend 1
MOV A, R1load 2
MOV DATR, Asend 2
MOV A, R2load 3
MOV DATR, Asend 3
MOV A, R3load 4
MOV DA TR, Asend 4
7.5.2R
EAD BYTE
Since ADDR auto-increments after a read cycle regardless
of the page boundary, successive bytes can efficiently be
read by repeating the last instruction.
Table 18 Read byte
INSTRUCTIONRESULT
MOV A, #RDADDRload read address
MOV ADDR, Asend address to ADDR
MOV A, DATRread EEPROM data
PCD3350A
7.5.3WRITE PAGE
The write cycle performs a logical OR between the data in
the EEPROM latches and that in the addressed EEPROM
page. To actually copy the data from the EEPROM
latches, the corresponding bytes in the page should
previously have been erased.
The EEPROM latches are preset as described in
Section 7.5.1. The actual transfer to the EEPROM is then
performed as shown in Table 19.
The last instruction also starts Timer 2. The data in the
EEPROM latches are ORed with that in the corresponding
page bytes within 5 ms. A single-byte write is simply a
special case of ‘write page’.
ADDR auto-increments after the write cycle. If AD0 and
AD1 addressed EEPROM Latch 3 prior to the write cycle,
ADDR will point to the next EEPROM page (by bits AD2
to AD7) and to EEPROM Latch 0 (by bits AD0 and AD1).
This allows efficient coding of multi-page write operations.
Table 19 Write page
INSTRUCTIONRESULT
MOV A, #EWP + MC2‘write page’ control word
MOV EPCR, Astart ‘write page’ cycle
7.5.4E
The EEPROM latches are preset as described in
Section 7.5.1. The page bytes corresponding to the
asserted flags (among F0 to F3) are erased and re-written
with the contents of the respective EEPROM latches.
The last instruction also starts Timer 2. Erasure takes
5 ms upon which Timer Register T2 reloads for another
5 ms cycle for writing. The top cycles together take 10 ms.
A single-byte erase/write is simply a special case of
‘erase/write page’.
ADDR auto-increments after the write cycle. If AD0 and
AD1 addressed EEPROM Latch 3 prior to the write cycle,
ADDR will point to the next EEPROM page (by AD2 to
AD7) and to EEPROM Latch 0 (by AD0 and AD1). This
allows efficient coding of multi-page erase/write
operations.
Table 20 Erase/write page
MOV A, #EWP + MC3‘erase/write page’ control word
MOV EPCR, Astart ‘erase/write page’ cycle
RASE/WRITE PAGE
INSTRUCTIONRESULT
1996 Dec 1816
Page 17
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
7.5.5ERASE PAGE
The EEPROM flags are set as described in Section 7.5.1.
The corresponding page bytes are erased.
The last instruction also starts Timer 2. Erasure takes
5 ms. A single-byte erase is simply a special case of
‘erase page’.
Note that ADDR does not auto-increment after an erase
cycle.
Table 21 Erase page
INSTRUCTIONRESULT
MOV A, #EWP + MC3 + MC2 + MC1‘erase page’
control word
MOV EPCR, Astart ‘erase
page’ cycle
7.6Timer 2
Timer 2 is a 8-bit down-counter decremented at a rate of
1
⁄
× f
480
a general purpose timer. Conflicts between the two
applications should be carefully avoided.
7.6.1T
When used for EEPROM timing, Timer 2 serves to
generate the 5 ms intervals needed for erasing or writing
the EEPROM. At the decrement rate of1⁄
reload value for a 5 ms interval is a function of f
Table 22 summarizes the required reload values for a
number of oscillator frequencies.
Timer 2 is started by setting bit EWP in the EPCR.
The Timer Register T2 is loaded with the reload value from
RELR. T2 decrements to zero.
. It may be used either for EEPROM timing or as
xtal
IMER 2 FOR EEPROM TIMING
× f
xtal
xtal
, the
480
.
PCD3350A
The second underflow of an erase/write cycle and the first
underflow of write page and erase page conclude the
corresponding EEPROM cycle. Timer 2 is stopped, T2F is
set whereas EWP and MC1 to MC3 are cleared.
Table 22 Reload values as a function of f
f
xtal
(MHz)
RELOAD VALUE
(HEX)
10A
214
3.5825
63E
10.746F
16A6
Note
1. The reload value is (5 × 10−3×1⁄
f
in MHz.
xtal
7.6.2T
IMER 2 AS A GENERAL PURPOSE TIMER
When used for purposes other than EEPROM timing,
Timer 2 is started by setting STT2. The Timer 2 Register
T2 (see Table 28) is loaded with the reload value from
RELR. T2 decrements to zero. On underflow, T2 is
reloaded from RELR, T2F is set and T2 continues to
decrement.
Timer 2 can be stopped at any time by clearing STT2.
The value of T2 is then held and can be read out. After
setting STT2 again, Timer 2 decrements from the reload
value. Alternatively, it is possible to read T2 ‘on the fly’ i.e.
while Timer 2 is operating.
480
× f
xtal
(1)
xtal
) − 1;
For an erase/write cycle, underflow of T2 indicates the end
of the erase operation. Therefore, Timer Register T2 is
reloaded from RELR for another 5 ms interval during
which the flagged EEPROM latches are copied to the
corresponding bytes in the page addressed by ADDR.
1996 Dec 1817
Page 18
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
8REAL-TIME CLOCK
The Real Time Clock (RTC) consists of a 32 kHz crystal
oscillator, a 32 kHz to 1 second or 1 minute divider chain,
an 8-bit Frequency Adjustment Register and the Clock
Control Register. The complete RTC section works
independently of the microcontroller status, even in Idle
and Stop mode.
8.1Oscillator
The internal 32 kHz oscillator needs an external quartz
crystal with a frequency of 32768.00 Hz (a positive
deviation up to +259 × 10
feedback resistor between pins RTC1 and RTC2; 4.7 MΩ
is recommended. It is controlled by the RUN-bit in the
Clock Control Register.
8.2Divider chain
The divider chain operates with the 32 kHz oscillator
output and divides this signal down to two clocks with a
period of 1 second or 1 minute. Depending on bit ITS in the
Clock Control Register, the falling edge of the seconds or
minutes clock is used to set the Clock Interrupt Flag (CIF)
in the Clock Control Register.
−6
is allowed) and an external
PCD3350A
Since the clock interrupt is used to let the microcontroller
leave the Stop mode, it is ORed to the external interrupt
T0) and has the same functionality, e.g. it must be
(CE/
enabled in the Clock Control Register (bit ECI) and by
execution of the instruction ‘EN I’. The clock interrupt will
then be treated as an external interrupt.
Additionally, the divider chain generates a 16 kHz clock
(RCO) that can be routed through derivative port line
DP0.0/RCO, controlled by bit ERCO in the Clock Control
Register.
8.3Frequency adjustment
The frequency adjustment is used to extend the interrupt
time by defining the number of 16 kHz clocks in the
Frequency Adjustment Register that will be counted twice
within the first second period after a minute interrupt.
If the second interrupt is used (ITS = 1), every 60
may be up to 15.3 ms longer than the others as a result of
the frequency adjustment. The adjusted Minute Interrupt
Time (MIT) now shows a maximum deviation of 0.5 × 10−6.
th
interval
1996 Dec 1818
Page 19
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
8.4Real-time clock derivative registers
8.4.1C
The register access type is R/W and the value at reset is 00H.
Table 23 Clock Control Register, CLCR (address 20H)
Table 24 Description of CLCR bits
LOCK CONTROL REGISTER (CLCR)
76543210
0TST2TST1ERCORUNITSCIFECI
BITSYMBOLDESCRIPTION
7−This bit is set to a logic 0.
6TST2Test 2 input. This is a testing bit; has to be fixed at a logic 0 by user software.
5TST1Test 1 input. This is a testing bit; has to be fixed at a logic 0 by user software.
4ERCOEnable 16 kHz clock output. If ERCO = 0, then the DP0.0/RCO is a derivative port line.
If ERCO = 1, then DP0.0./RCO is a 16 kHz clock output. ERCO = 1 does not inhibit the
port instructions for DP0.0/RCO. Therefore the state of both port line and flip-flop may
be read in and the port flip-flop may be written by derivative port instructions. However,
the port flip-flop of DP0.0/RCO must remain set to avoid conflicts between 16 kHz clock
and port outputs.
3RUNClock run or stop bit. If RUN = 0, then the oscillator is stopped and the clock is reset.
If RUN = 1, then the oscillator and the clock are running.
2ITSInterrupt Time Select. If ITS = 1, then the interrupt time is one second.
If ITS = 0, then the interrupt time is one minute.
1CIFClock Interrupt Flag. Set by hardware, if RTC divider chain overflows (every second or
minute depending on ITS) or by program. Reset by program.
0ECIEnable Clock Interrupt. If ECI = 0, then CIF event cannot request interrupt.
If ECI = 1, then CIF event requests interrupt.
8.4.2F
REQUENCY ADJUSTMENT REGISTER (FAR)
The frequency adjustment value of the RTC is defined by the 8-bit Frequency Adjustment Register. The register access
type is R/W. The value of FAR at reset is 00H.
The significance of the individual bits of FAR can be illustrated by the following equation:
14
------------
Minute Interrupt Time (MIT)60 2
where f
= RTC frequency and ‘FAR’ is the decimal contents of the Frequency Adjustment Register.
RCO
Table 26 shows the recommended correction factor FAR for all allowed RTC frequencies f
f
×
RCO
+=
FAR
----------- -
14
2
RCO
.
Table 25 Frequency Adjustment Register, FAR (address 21H)
76543210
FAR7FAR6FAR5FAR4FAR3FAR2FAR1FAR0
1996 Dec 1819
Page 20
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
Table 26 FAR as a result of f
f
RCO
16384.00000
16384.01801
16384.03302
16384.05103
16384.06604
16384.08405
16384.10006
16384.11707
16384.13508
16384.15009
16384.1680A
16384.1840B
16384.2010C
16384.2170D
16384.2340E
16384.2500F
16384.26810
16384.28311
16384.30112
16384.31613
16384.33414
16384.35015
16384.36716
16384.38517
16384.40018
16384.41819
16384.4341A
16384.4511B
16384.4671C
16384.4841D
RCO
FAR (HEX)
f
RCO
16384.5001E
16384.5181F
16384.53320
16384.55121
16384.56622
16384.58423
16384.60024
16384.61725
16384.63526
16384.65027
16384.66828
16384.68429
16384.7012A
16384.7172B
16384.7342C
16384.7502D
16384.7682E
16384.7832F
16384.80130
16384.81631
16384.83432
16384.85033
16384.86734
16384.88535
16384.90036
16384.91837
16384.93438
16384.95139
16384.9673A
16384.9843B
16385.0003C
FAR (HEX)
PCD3350A
f
RCO
16385.0183D
16385.0333E
16385.0513F
16385.06640
16385.08441
16385.10042
16385.11743
16385.13544
16385.15045
16385.16846
16385.18447
16385.20148
16385.21749
16385.2344A
16385.2504B
16385.2684C
16385.2834D
16385.3014E
16385.3164F
16385.33450
16385.35051
16385.36752
16385.38553
16385.40054
16385.41855
16385.43456
16385.45157
16385.46758
16385.48459
16385.5005A
16385.5185B
FAR (HEX)
1996 Dec 1820
Page 21
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
f
RCO
16385.5335C
16385.5515D
16385.5665E
16385.5845F
16385.60060
16385.61761
16385.63562
16385.65063
16385.66864
16385.68465
16385.70166
16385.71767
16385.73468
16385.75069
16385.7686A
16385.7836B
16385.8016C
16385.8166D
16385.8346E
16385.8506F
16385.86770
16385.88571
16385.90072
16385.91873
16385.93474
16385.95175
16385.96776
16385.98477
FAR (HEX)
f
RCO
16386.00078
16386.01879
16386.0337A
16386.0517B
16386.0667C
16386.0847D
16386.1007E
16386.1177F
16386.13580
16386.15081
16386.16882
16386.18483
16386.20184
16386.21785
16386.23486
16386.25087
16386.26888
16386.28389
16386.3018A
16386.3168B
16386.3348C
16386.3508D
16386.3678E
16386.3858F
16386.40090
16386.41891
16386.43492
16386.45193
FAR (HEX)
PCD3350A
f
RCO
16386.46794
16386.48495
16386.50096
16386.51897
16386.53398
16386.55199
16386.5669A
16386.5849B
16386.6009C
16386.6179D
16386.6359E
16386.6509F
16386.668A0
16386.684A1
16386.701A2
16386.717A3
16386.734A4
16386.750A5
16386.768A6
16386.783A7
16386.801A8
16386.816A9
16386.834AA
16386.850AB
16386.867AC
16386.885AD
16386.900AE
16386.918AF
FAR (HEX)
1996 Dec 1821
Page 22
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
f
RCO
16386.934B0
16386.951B1
16386.967B2
16386.984B3
16387.000B4
16387.018B5
16387.033B6
16387.051B7
16387.066B8
16387.084B9
16387.100BA
16387.117BB
16387.135BC
16387.150BD
16387.168BE
16387.184BF
16387.201C0
16387.217C1
16387.234C2
16387.250C3
16387.268C4
16387.283C5
16387.301C6
16387.316C7
16387.334C8
16387.350C9
16387.367CA
FAR (HEX)
f
RCO
16387.385CB
16387.400CC
16387.418CD
16387.434CE
16387.451CF
16387.467D0
16387.484D1
16387.500D2
16387.518D3
16387.533D4
16387.551D5
16387.566D6
16387.584D7
16387.600D8
16387.617D9
16387.635DA
16387.650DB
16387.668DC
16387.684DD
16387.701DE
16387.717DF
16387.734E0
16387.750E1
16387.768E2
16387.783E3
16387.801E4
16387.816E5
FAR (HEX)
PCD3350A
f
RCO
16387.834E6
16387.850E7
16387.867E8
16387.885E9
16387.900EA
16387.918EB
16387.934EC
16387.951ED
16387.967EE
16387.984EF
16388.002F0
16388.018F1
16388.035F2
16388.051F3
16388.068F4
16388.084F5
16388.102F6
16388.117F7
16388.135F8
16388.152F9
16388.168FA
16388.186FB
16388.201FC
16388.219FD
16388.234FE
16384.000FF
FAR (HEX)
1996 Dec 1822
Page 23
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
9DERIVATIVE INTERRUPTS
One derivative interrupt event is defined. It is controlled by
bits T2F and ET2I in the EPCR (see Tables 9 and 10).
The derivative interrupt event occurs when T2F is set. This
request is honoured under the following circumstances:
• No interrupt routine proceeds
• No external interrupt request is pending
• The derivative interrupt is enabled
• ET2I is set.
The derivative interrupt routine must include instructions
that will remove the cause of the derivative interrupt by
explicitly clearing T2F. If the derivative interrupt is not
used, T2F may directly be tested by the program.
Obviously, T2F can also be asserted under program
control, e.g. to generate a software interrupt.
Although the clock interrupt is part of a derivative function
it is linked to the external interrupt. A clock interrupt
request is honoured under the following circumstances:
• No interrupt routine proceeds
• No external interrupt request is pending
• The enable clock interrupt bit in the derivative clock
control register is set.
10 TIMING
Although the PCD3350A operates over a clock frequency
range from 1 to 16 MHz, f
usually be chosen to take full advantage of the frequency
generator (DTMF) section.
= 3.58 MHz or 10.74 MHz will
xtal
PCD3350A
12 IDLE MODE
In Idle mode all derivative functions remain operative, i.e.:
• DTMF generator
• DTMF clock divider and output
• 32 kHz crystal oscillator and RTC
• EEPROM and Timer 2 sections.
13 STOP MODE
Since the oscillator is switched off, the frequency
generator, the EEPROM and the Timer 2 sections receive
no clock. It is suggested to clear both the HGF and the
LGF registers before entering Stop mode. This will cut off
the biasing of the internal amplifiers, considerably
reducing current requirements.
The Stop mode must not be entered while an erase
and/or write access to EEPROM is in progress. The STOP
instruction may only be executed when EWP in EPCR is
zero. The Timer 2 section is frozen during Stop mode.
After exit from Stop mode by a HIGH level on CE/
Timer 2 proceeds from the held state.
The 32 kHz crystal oscillator and the RTC section remain
operative during Stop mode (depending only on bit RUN in
the Clock Control Register). In addition to the description
in the
“PCD33xxA Family”
left by a clock interrupt event (see Chapter 9).
data sheet, Stop mode may be
T0,
11 RESET
In addition to the conditions given in the
Family”
the reset state.
1996 Dec 1823
data sheet, all derivative registers are cleared in
“PCD33xxA
Page 24
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
14 SUMMARY OF I/O PORTS AND ROM MASK OPTIONS
All standard quasi-bidirectional I/O ports are available; see
• Port 0: 8 parallel port lines P0.0 to P0.7
• Port 1: 8 parallel port lines P1.0 to P1.7
• Port 2: 4 parallel port lines P2.0 to P2.3.
In addition to the standard ports, two derivative I/O ports are available:
• Derivative Port 0: 6 parallel port lines DP0.0 to DP0.5 (register DP0L)
• Derivative Port 1: 8 parallel port lines DP1.0 to DP1.7 (register DP1L).
The port options and the other ROM mask options are listed in Table 27. See Table 28 for the addresses of DP0L and
DP1L.
Table 27 ROM mask options
FUNCTION IMPLEMENTED IN ROMOPTION
Program/dataAny mix of instructions and data up to ROM size of
Port Output
P0.0 to P0.7standardopen-drainpush-pull
P1.0 to P1.6standardopen-drainpush-pull
P1.7/MDY; note 1standardopen-drainpush-pull
P2.0 to P2.3standardopen-drainpush-pull
DP0.0 to DP0.5standardopen-drainpush-pull
DP1.0 to DP1.6standardopen-drainpush-pull
DP1.7/DCO; note 2standardopen-drainpush-pull
“PCD33xxA Family”
8 kbytes.
data sheet.
Port State after reset
P0.0 to P0.7setreset−
P1.0 to P1.6setreset−
P1.7/MDYsetreset−
P2.0 to P2.3setreset−
DP0.0 to DP0.5setreset−
DP1.0 to DP1.6setreset−
DP1.7/DCOsetreset−
Oscillator
TransconductanceLOW (g
Power-on-reset
Power-on-reset voltage level: V
Notes
1. If standard (Option 1) or push-pull (Option 3) output is chosen, the P1.7/MDY output becomes a push-pull output.
If open-drain (Option 2) is chosen, the P1.7/MDY output becomes an open-drain output.
2. If standard (Option 1) or push-pull (Option 3) output is chosen, the DP1.7/DCO output becomes a push-pull output.
If open-drain (Option 2) is chosen, the DP1.7/DCO output becomes an open-drain output.
1996 Dec 1824
POR
1.2 to 3.6 V in increments of 100 mV; OFF
)MEDIUM (gmM)HIGH (gmH)
mL
Page 25
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
15 SUMMARY OF DERIVATIVE REGISTERS
Table 28 Register map
ADDR.
(HEX)
00not used
01
02not used
03
04
05
06
07
08 to 10 not used
11
12
13
14 to 1F not used
20
21
22 to 2F not used
30
31
32
33
34 to FF not used
EEPROM Address Register
(ADDR)
EEPROM Data Register
(DATR)
EEPROM Control Register
(EPCR)
Timer 2 Reload Register
(RELR)
Timer 2 Register
(T2)
Test Register
(TST)
High Group Frequency Register
(HGF)
Low Group Frequency Register
(LGF)
Clock and Melody Control
Register (MDYCON)
Clock Control Register
(CLCR)
Frequency Adjustment Register
(FAR)
Derivative Port 0 lines
(DP0L)
Derivative Port 1 lines
(DP1L)
Derivative Port 0 flip-flop
(DP0FF)
Derivative Port 1 flip-flop
(DP1FF)
REGISTER76543210R/W
0AD6AD5AD4AD3AD2AD1AD0R/W
D7D6D5D4D3D2D1D0R/W
STT2ET21TF2EWPMC3MC2MC10R/W
R7R6R5R4R3R2R1R0R/W
T2.7T2.6T2.5T2.4T2.3T2.2T2.1T2.0R
only for test purposes; not to be accessed by the device user
H7H6H5H4H3H2H1H0W
L7L6L5L4L3L2L1L0W
00000DCODIV3EMOR/W
0TST2 TST1 ERCORUNITSCIFECIR/W
FAR7 FAR6 FAR5FAR4FAR3 FAR2 FAR1 FAR0R/W
00D0.5D0.4D0.3D0.2D0.1D0.0R
D1.7D1.6D1.5D1.4D1.3D1.2D1.1D1.0R
00F0.5F0.4F0.3F0.2F0.1F0.0R/W
F1.7F1.6F1.5F1.4F1.3F1.2F1.1F1.0R/W
PCD3350A
16 HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, it is good practice to take
normal precautions appropriate to handling MOS devices (see
1996 Dec 1825
“Data Handbook IC14, Section: Handling MOS devices”
).
Page 26
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
17 LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).
supply voltage−0.5+7.0V
all input voltages−0.5VDD+ 0.5 V
DC input current−10+10mA
DC output current−10+10mA
total power dissipation−125mW
power dissipation per output−30mW
ground supply current−50+50mA
storage temperature−65+150°C
operating junction temperature−90°C
= −25 to +70 °C; all voltages with respect to VSS; f
amb
= 3.58 MHz (gmL);
xtal
Supply
V
DD
I
DD
supply voltagesee Fig.5
operatingnote 11.8−6V
RAM data retention in Stop
1.0−6V
mode
operating supply currentsee Figs 6 and 7; note 2
V
= 3 V; value HGF or LGF ≠ 0−0.81.6mA
DD
V
= 3 V; value HGF = LGF = 0−0.350.7mA
DD
V
DD
=5V; f
= 10.74 MHz (gmM);
xtal
−2.76.2mA
value HGF or LGF ≠ 0; DIV3 = 1
V
DD
=5V; f
= 10.74 MHz (gmM);
xtal
−1.74.2mA
value HGF = LGF = 0
V
DD
=5V; f
= 16 MHz (gmH);
xtal
−3.5−mA
value HGF = LGF = 0
1996 Dec 1826
Page 27
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
I
DD(idle)
I
DD(stp)
supply current (Idle mode)see Figs 8 and 9; note 2
V
= 3 V; value HGF or LGF ≠ 0−0.71.4mA
DD
V
= 3 V; value HGF = LGF =0−0.250.5mA
DD
V
DD
=5V; f
= 10.74 MHz (gmM);
xtal
value HGF or LGF ≠ 0; DIV3 = 1
V
DD
=5V; f
= 10.74 MHz (gmM);
xtal
value HGF = LGF = 0
V
DD
=5V; f
= 16 MHz (gmH);
xtal
value HGF = LGF = 0
supply current (Stop mode)see Fig.10; notes 2 and 3
V
= 1.8 V; T
DD
amb
=25°C;
RTC not running
V
DD
= 1.8 V; T
= −25 to +70 °C;
amb
RTC not running
V
DD
= 1.8 V; T
amb
=25°C;
RTC running
−2.35.5mA
−1.33.5mA
−2.4−mA
−1.05.5µA
−−10µA
−2.06.0µA
Inputs
V
IL
V
IH
I
LI
LOW level input voltage0−0.3V
HIGH level input voltage0.7V
input leakage currentVSS≤ VI≤ V
DD
−1−+1µA
DD
−V
DD
Port outputs
I
OL
I
OH
I
OH1
LOW level output sink currentVDD= 3 V; VO= 0.4 V; see Fig.110.73.5−mA
HIGH level pull-up output
HGF voltage (RMS value)158181205mV
LGF voltage (RMS value)125142160mV
frequency deviation−0.6−0.6%
DC voltage level−0.5V
DD
−V
pre-emphasis of group1.52.02.5dB
=25°C; note 5−−25−dB
amb
V
DD
V
−6
1996 Dec 1827
Page 28
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
EEPROM (notes 1 and 6)
n
cyc
endurance (erase/write
note 710
cycles)
t
D(ret)
data retention10−−years
Power-on-reset
∆V
POR
Power-on-reset level variation
around chosen V
POR
note 8−0.50+0.5V
Oscillator (see Fig. 17)
g
mL
g
mM
g
mH
R
F
LOW transconductanceVDD= 5 V0.20.41.0mS
MEDIUM transconductanceVDD= 5 V0.91.63.2mS
HIGH transconductanceVDD= 5 V34.59.0mS
feedback resistor0.31.03.0MΩ
Notes
1. TONE output; EEPROM erase and write require VDD≥ 2.5 V:
a) TONE output requires f
b) TONE output requires f
< 4 MHz in case DIV3 = 0.
xtal
< 12 MHz in case DIV3 = 1.
xtal
2. VIL=VSS; VIH=VDD; open-drain outputs connected to VSS; all other outputs open:
a) Maximum values: external clock at XTAL1 and XTAL2 open-circuit.
b) Typical values: T
=25°C; crystal connected between XTAL1 and XTAL2.
amb
3. VIL=VSS; VIH=VDD; RESET, T1 and CE/T0 at VSS; crystal connected between XTAL1 and XTAL2; open-drain
outputs connected to VSS; all other outputs open.
4. Values are specified for DTMF frequencies only (CEPT).
5.
Related to the Low Group Frequency (LGF) component (CEPT).
6. After final testing the value of each EEPROM bit is typically logic 1.
7. Verified on sampling basis.
8. V
is an option chosen by the user. Depending on its value, it may restrict the supply voltage range.
POR
5
−−
1996 Dec 1828
Page 29
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
18
handbook, halfpage
f
xtal
(MHz)
15
12
9
6
3
0
135 7
guaranteed
operating range
MLA493
VDD (V)
I
DD
(mA)
6
4
2
0
1
handbook, halfpage
10.7 MHz
HGF ≠ LGF = 0
g
mM
16 MHz
HGF = LGF = 0
g
mH
o
–25
C to 70 oC
35
PCD3350A
MGB813
3.58 MHz
HGF ≠ LGF
g
mL
10.7 MHz
HGF = LGF = 0
g
mM
3.58 MHz
HGF = LGF = 0
g
mL
(V)
7
V
DD
Fig.5Maximum clock frequency (f
function of supply voltage (VDD).
I
DD
(mA)
6
4
5 V
2
3 V
0
1
1010
handbook, halfpage
f
xtal
xtal
(MHz)
) as a
MGB828
Measured with crystal between XTAL1 and XTAL2.
Fig.6Typical operating supply current (IDD) as a
function of supply voltage (VDD).
MGB814
3.58 MHz
HGF ≠ LGF
g
mL
10.7 MHz
HGF = LGF = 0
g
mM
3.58 MHz
HGF = LGF = 0
g
mL
(V)
7
V
DD
I
DD(idle)
(mA)
6
16 MHz
HGF = LGF = 0
4
2
0
1
g
mH
o
–25
C to 70 oC
10.7 MHz
HGF ≠ LGF = 0
g
mM
35
handbook, halfpage
2
Measured with function generator on XTAL1.
Fig.7Typical operating supply current (IDD) as a
function of clock frequency (f
xtal
).
1996 Dec 1829
Measured with crystal between XTAL1 and XTAL2.
Fig.8Typical supply current in Idle mode (I
as a function of supply voltage (VDD).
DD(idle)
)
Page 30
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
(MHz)
MGB830
xtal
2
DD(idle)
).
)
handbook, halfpage
6
I
DD(idle)
(mA)
4
2
3 V
0
1
Measured with function generator on XTAL1.
1010
5 V
f
xtal
Fig.9Typical supply current in Idle mode (I
as a function of clock frequency (f
PCD3350A
handbook, halfpage
6
I
DD(stp)
(µA)
(2)
4
2
(1)
0
1.53.35
1
(1) RTC stopped; T
(2) RTC running; T
3
= −25to +70 °C.
amb
= −25 to +70 °C.
amb
5
VDD (V)
Fig.10 Typical supply current in Stop mode
(I
) as a function of supply voltage
DD(stp)
(VDD).
MGB784
7
12
handbook, halfpage
I
OL
(mA)
8
4
0
1
VO= 0.4 V.
35
MGB831
(V)
7
V
DD
Fig.11 Typical LOW level output sink current (IOL)
as a function of supply voltage (VDD).
1996 Dec 1830
−300
handbook, halfpage
I
OH
(µA)
−200
−100
0
1
3
5
MGB832
VO = 0 V
VO = 0.9V
VDD (V)
Fig.12 Typical HIGH level pull-up output source
current (IOH) as a function of supply voltage
(VDD).
DD
7
Page 31
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
−12
handbook, halfpage
I
OH1
(mA)
−8
−4
0
1
VO=VDD− 0.4 V.
35
MGB833
(V)
7
V
DD
−18
handbook, halfpage
g
m
(µS)
−14
−10
6
1
PCD3350A
MGB791
T
amb
oC
−25
+25 oC
+70 oC
35
V
(V)
DD
=
7
Fig.13 Typical HIGH level push-pull output source
current (I
) as a function of supply voltage
OH1
(VDD).
handbook, halfpage
DEVICE TYPE NUMBER
V
DD
TONE
(1)
V
SS
1 µF
50 pF
MGB835
10 kΩ
Fig.14 Typical RTC oscillator transconductance as
a function of supply voltage (VDD).
T
amb
MGD495
(°C)
handbook, halfpage
6
V
DD
(V)
4
2
0
−25
V
V
POR
POR
= 2.0 V
= 1.3 V
2575
70
125
(1) Device type number: PCD3350A
Fig.15 Tone output test circuit.
1996 Dec 1831
Fig.16 Typical Power-on-reset level (V
function of ambient temperature (T
POR
) as
amb
).
Page 32
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
10
handbook, halfpage
g
m
(mS)
1
1
10
135
MGB790
g
mH
g
mM
g
mL
(V)
7
V
DD
PCD3350A
Fig.17 Typical oscillator transconductance (gm) as a function of supply voltage (VDD).
19 AC CHARACTERISTICS
VDD= 1.8 to 6 V; VSS=0V; T
= −25 to +70 °C; all voltages with respect to VSS; unless otherwise specified.
amb
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
t
t
f
r
f
xtal
rise time all outputsVDD=5V;T
=25°C; CL=50pF−30−ns
amb
fall time all outputs−30−ns
clock frequencysee Fig.51−16MHz
1996 Dec 1832
Page 33
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
20 PACKAGE OUTLINE
QFP44: plastic quad flat package; 44 leads (lead length 2.35 mm); body 14 x 14 x 2.2 mm
c
y
X
3323
34
Z
22
E
A
PCD3350A
SOT205-1
e
w M
b
p
v M
scale
eH
H
19.2
1
18.2
e
pin 1 index
2.3
2.1
b
0.25
12
11
Z
w M
p
D
H
D
p
0.50
0.25
0.35
0.14
D
B
0510 mm
(1)
(1)(1)(1)
cE
D
14.1
14.1
13.9
13.9
44
1
DIMENSIONS (mm are the original dimensions)
mm
A
max.
2.60
0.25
0.05
UNITA1A2A3b
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
v M
D
E
A
B
E
19.2
18.2
H
E
LL
2.0
1.2
A
p
A
2
A
1
detail X
Z
D
0.152.350.10.3
2.4
1.8
(A )
3
L
p
L
Zywvθ
E
o
2.4
7
o
1.8
0
θ
OUTLINE
VERSION
SOT205-1
IEC JEDEC EIAJ
133E01A
REFERENCES
1996 Dec 1833
EUROPEAN
PROJECTION
ISSUE DATE
95-02-04
97-08-01
Page 34
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
256 bytes EEPROM and real-time clock
21 SOLDERING
21.1Introduction
There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.
This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our
“IC Package Databook”
21.2Reflow soldering
Reflow soldering techniques are suitable for all QFP
packages.
The choice of heating method may be influenced by larger
plastic QFP packages (44 leads, or more). If infrared or
vapour phase heating is used and the large packages are
not absolutely dry (less than 0.1% moisture content by
weight), vaporization of the small amount of moisture in
them can cause cracking of the plastic body. For more
information, refer to the Drypack chapter in our
Reference Handbook”
Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.
(order code 9398 652 90011).
“Quality
(order code 9397 750 00192).
PCD3350A
If wave soldering cannot be avoided, the following
conditions must be observed:
• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave)
soldering technique should be used.
• The footprint must be at an angle of 45° to the board
direction and must incorporate solder thieves
downstream and at the side corners.
Even with these conditions, do not consider wave
soldering the following packages: QFP52 (SOT379-1),
QFP100 (SOT317-1), QFP100 (SOT317-2),
QFP100 (SOT382-1) or QFP160 (SOT322-1).
During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.
Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.
A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.
21.4Repairing soldered joints
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.
Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.
21.3Wave soldering
Wave soldering is not recommended for QFP packages.
This is because of the likelihood of solder bridging due to
closely-spaced leads and the possibility of incomplete
solder penetration in multi-lead devices.
1996 Dec 1834
Page 35
Philips SemiconductorsProduct specification
8-bit microcontroller with DTMF generator,
PCD3350A
256 bytes EEPROM and real-time clock
22 DEFINITIONS
Data sheet status
Objective specificationThis data sheet contains target or goal specifications for product development.
Preliminary specificationThis data sheet contains preliminary data; supplementary data may be published later.
Product specificationThis data sheet contains final product specifications.
Limiting values
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
23 LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.
1996 Dec 1835
Page 36
Philips Semiconductors – a worldwide company
Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.
Internet: http://www.semiconductors.philips.com
Printed in The Netherlands417021/1200/04/pp36 Date of release: 1996Dec 18Document order number: 9397 750 01028
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.