Datasheet OP490FY, OP490GS, OP490GP, OP490EY Datasheet (Analog Devices)

Page 1
Low Voltage Micropower
a
FEATURES Single/Dual-Supply Operation
1.6 V to 36 V 0.8 V to 18 V
True Single-Supply Operation; Input and Output
Voltage Ranges Include Ground Low Supply Current: 80 A Max High Output Drive: 5 mA Min Low Offset Voltage: 0.5 mA Max High Open-Loop Gain: 700 V/mV Min Outstanding PSRR: 5.6 mV/V Min Industry Standard Quad Pinouts Available in Die Form
GENERAL DESCRIPTION
The OP490 is a high-performance micropower quad op amp that operates from a single supply of 1.6 V to 36 V or from dual supplies of ± 0.8 V to ± 18 V. Input voltage range includes the negative rail allowing the OP490 to accommodate input signals down to ground in single-supply operation. The OP490’s output swing also includes ground when operating from a single supply, enabling “zero-in, zero-out” operation.
The quad OP490 draws less than 20 mA of quiescent supply current per amplifier, but each amplifier is able to deliver over 5 mA of output current to a load. Input offset voltage is under 0.5 mV with offset drift below 5 mV/C over the military temperature range. Gain exceeds over 700,000 and CMR is better than 100 dB. A PSRR of under 5.6 mV/V minimizes offset voltage changes experienced in battery-powered systems.
The quad OP490 combines high performance with the space and cost savings of quad amplifiers. The minimal voltage and current requirements of the OP490 make it ideal for battery­and solar-powered applications, such as portable instruments and remote sensors.
Quad Operational Amplifier
OP490
PIN CONNECTION
14-Lead Hermetic DIP
(Y Suffix)
1
OUT A
2
–IN A
3
+IN A
4
V+
5
+IN B
6
–IN B
7
OUT B
14-Lead Plastic DIP
(P Suffix)
1
OUT A
2
–IN A
3
+IN A
V+
4
+IN B
5
–IN B
6
OUT B
7
16-Lead SOIC
(S Suffix)
1
OUT A
2
–IN A
3
+IN A
4
V+
5
+IN B
6
–IN B
7
OUT B
8
NC
NC = NO CONNECT
14
OUT D
13
–IN D
12
+IN D
11
V–
10
+IN C
9
–IN C
8
OUT C
14
OUT D
13
–IN D
12
+IN D
11
V–
10
+IN C
9
–IN C
8
OUT C
16
OUT D
15
–IN D
14
+IN D
13
V–
12
+IN C
11
–IN C
10
OUT C
9
NC
REV. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002
Page 2
OP490–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
(@ VS = 1.5 V to 15 V, TA = 25C, unless otherwise noted)
OP490E OP490F OP490G
Parameter Symbol Conditions Min Typ Max Min Typ Max Min Typ Max Unit
Input Offset Voltage V
OS
0.2 0.5 0.4 0.75 0.6 1.0 mV
Input Offset Current I
OS
VCM = 0 V 0.4 3.0 0.4 5 0.4 5 nA
Input Bias Current I
Large Signal A
B
VO
Voltage Gain R
VCM = 0 V 4.2 15.0 4.2 20 4.2 25 nA
VS = ± 15 V, VO = ± 10 V,
= 100 kW 700 1,200 500 1,000 400 800 V/mV
L
R
= 10 kW 350 600 250 500 200 400 V/mV
L
RL = 2 kW 125 250 100 200 100 200 V/mV V+ = 5 V, V– = 0 V, 1 V < VO < 4 V RL = 100 kW 200 400 125 300 100 250 V/mV RL = 10 kW 100 180 75 140 70 140 V/mV
Input Voltage IVR V+ = 5 V, V– = 0 V 0/4 0/4 0/4 V Range VS = ± 15 V
Output Voltage V
O
VS = ± 15 V, RL = 10 k13.5 ± 14.2 ±13.5 ±14.2 ± 13.5 ± 14.2 V
1
–15/+13.5 –15/+13.5 –15/+13.5 V
Swing RL = 2 k10.5 ± 11.5 ±10.5 ±11.5 ± 10.5 ± 11.5 V
V
OH
V+ = 5 V, V– = 0 V, RL = 2 kW 4.0 4.2 4.0 4.2 4.0 4.2 V
V
OL
V+ = 5 V, V– = 0 V, RL = 10 kW 100 500 100 500 100 500 mV
Common-Mode CMRR V+ = 5 V, V– = 0 V, 90 110 80 100 800 100 dB Rejection Ratio 0 V < VCM < 4 V
VS = ± 15 V, 100 130 90 120 90 120 dB –15 V < VCM < +13.5 V
Power Supply Rejection Ratio PSRR 1.0 5.6 3.2 10 3.2 10 mV/V
Slew Rate SR VS = ± 15 V 5 12 5 12 5 12 V/ms
Supply Current VS = ± 1.5 V, No Load 40 60 40 60 40 60 mA (All Amplifiers) I
SY
VS = ± 15 V, No Load 60 80 60 80 60 80 mA
Capacitive Load AV = 1 650 650 650 pF Stability
Input Noise en p-p fO = 0.1 Hz to 10 Hz, Voltage VS = ± 15 V 3 3 3 mV p-p
Input Resistance Differential Mode R
IN
VS = ± 15 V 30 30 30 MW
Input Resistance Common-Mode R
INCM
VS = ± 15 V 20 20 20 GW
Gain Bandwidth Product GBWP AV = 1 20 20 20 kHz
Channel Separation CS fO = 10 Hz, VO = 20 V p-p 120 150 120 150 120 150 dB
VS = ± 15 V
NOTES
1
Guaranteed by CMRR test.
2
Guaranteed but not 100% tested.
Specifications subject to change without notice
2
–2–
REV. C
Page 3
ELECTRICAL CHARACTERISTICS
OP490
(@ VS = 1.5 V to 15 V, –25C £ TA £ +85C for OP490E/F, –40C £ TA £ +125C for OP490G, unless otherwise noted)
Parameter Symbol Conditions Min Typ Max Min Typ Max Min Typ Max Unit
Input Offset Voltage V
Average Input Offset Voltage Drift TCV
Input Offset Current I
Input Bias Current I
Large Signal A Voltage Gain R
Input Voltage IVR V+ = 5 V, V– = 0 V 0.3/5 0.3/5 0.3/5 V Range VS = ± 15 V
Output Voltage V Swing RL = 2 k10 ± 11 ± 10 ± 11 ± 10 ± 11 V
Common-Mode CMRR V+ = 5 V, V– = 0 V, 90 110 80 100 800 100 dB Rejection Ratio 0 V < VCM < 3.5 V
Power Supply Rejection Ratio PSRR 1.0 5.6 3.2 10 5.6 17.8 mV/V
Supply Current VS = ± 1.5 V, No Load 65 100 65 100 60 100 mA (All Amplifiers) I
NOTE *Guaranteed by CMRR test.
Specifications subject to change without notice
OS
VS = ± 15 V 2 5 4 4 mV/∞C
OS
OS
B
VO
VCM = 0 V 0.8 3 1.0 5 1.3 7 nA
VCM = 0 V 4.4 15 4.4 20 4.4 25 nA
VS = ± 15 V, VO = ± 10 V,
= 100 kW 500 800 350 700 300 600 V/mV
L
RL = 10 kW 250 400 175 250 150 250 V/mV RL = 2 kW 100 200 75 150 75 125 V/mV V+ = 5 V, V– = 0 V, 1 V < VO < 4 V RL = 100 kW 150 280 100 220 80 160 V/mV RL = 10 kW 75 140 50 110 40 90 V/mV
*
O
V
OH
V
OL
SY
VS = ± 15 V, RL = 10 k13 ± 14 ± 13 ± 14 ± 13 ± 14 V
V+ = 5 V, V– = 0 V, RL = 2 kW 3.9 4.1 3.9 4.1 3.9 4.1 V V+ = 5 V, V– = 0 V, RL = 10 kW 100 500 100 500 100 500 mV
VS = ± 15 V, 100 120 90 110 90 110 dB –15 V < VCM < +13.5 V
VS = ± 15 V, No Load 80 120 80 120 75 120 mA
OP490E OP490F OP490G
0.32 0.8 0.6 1.35 0.8 1.5 mV
–15/+13.5 –15/+13.5 –15/+13.5 V
REV. C
–3–
Page 4
OP490
WAFER TEST LIMITS
(@ VS = 1.5 V to 15 V, TA = 25C, unless otherwise noted)
Parameter Symbol Conditions Limits Unit
Input Offset Voltage V Input Offset Current I Input Bias Current I Large Signal Voltage Gain A
OS
B
OS
VO
VCM = 0 V 5 nA max VCM = 0 V 20 nA max VS = ± 15 V, VO = ± 10 V,
= 100 kW 500 V/mV min
R
L
= 10 kW 250 V/mV min
R
L
0.75 mV max
V+ = 5 V, V– = 0 V 125 V/mV min 1 V < V
< 4 V, RL = 100 kW
O
Input Voltage Range IVR V+ = 5 V, V– = 0 V 0/4 V min
V
= ± 15 V* –15/+13.5 V min
S
Output Voltage Swing V
O
V
OH
V
OL
Common-Mode Rejection Ratio CMRR V+ = 5 V, V– = 0 V, 0 V < V
VS = ± 15 V
= 10 k13.5 V min
R
L
R
= 2 k10.5 V min
L
V+ = 5 V, V– = 0 V, RL = 2 kW 4.0 V min V+ = 5 V, V– = 0 V, RL = 10 kW 500 mV max
< 4 V 80 dB min
CM
VS = ± 15 V, –15 V < VCM < +13.5 V 90 dB min
Power Supply Rejection Ratio PSRR 10 mV/V max
Supply Current (All Amplifiers) I
NOTE *Guaranteed by CMRR test.
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.
SY
VS = ± 15 V, No Load 80 mA max
+IN
V+
IN
OUTPUT
V–
Figure 1. Simplified Schematic
–4–
REV. C
Page 5
OP490
WARNING!
ESD SENSITIVE DEVICE

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 18 V
Digital Input Voltage . . . . . . . . [(V–) – 20 V] to [(V+) + 20 V]
Common-Mode Input Voltage [(V–) – 20 V] to [(V+) + 20 V]
Output Short Circuit Duration . . . . . . . . . . . . . . .Continuous
Storage Temperature Range
Y and P Packages . . . . . . . . . . . . . . . . . . . –65C to +150∞C
Operating Temperature Range
OP490E, OP490F . . . . . . . . . . . . . . . . . . . –25C to +85∞C
OP490G . . . . . . . . . . . . . . . . . . . . . . . . . . . –40C to +85∞C
Junction Temperature (T
) . . . . . . . . . . . . . –65C to +150C
J
Lead Temperature Range (Soldering, 60 sec) . . . . . . . . 300∞C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Package Type
*
JA
JC
Unit
14-Pin Hermetic DIP (Y) 99 12 ∞C/W 14-Pin Plastic DIP (P) 76 33 ∞C/W 16-Pin SOL (S) 92 27 ∞C/W
*qJA is specified for worst case mounting conditions, i.e., qJA is specified for
device in socket for CERDIP and PDIP packages; qJA is specified for device soldered to printed circuit board for SOL package

ORDERING GUIDE

Temperature Package Package
Model Range Description Option
OP490EY* –25C to +85C14-Lead CERDIP Y-14 OP490FY* –25C to +85∞C 14-Lead CERDIP Y-14 OP490GP –40C to +85C14-Lead Plastic DIP P-14 OP490GS –40C to +85∞C 16-Lead SOIC S-14
*Not recommended for new designs. Obsolete April 2002.
For Military processed devices, please refer to the Standard Microcircuit Drawing (SMD) available at www.dscc.dla.mil/programs/milspec/default.asp
SMD Part Number ADI Equivalent
5962-89670013A* OP490ATCMDA 5962-8967001CA* OP490AYMDA
*Not recommended for new designs. Obsolete April 2002.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP490 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
REV. C
–5–
Page 6
OP490
–Typical Performance Characteristics
0.4
VS = 15V
0.3
0.2
0.1
INPUT OFFSET VOLTAGE – mV
0
–75 125–50 –25 0 25 50
TEMPERATURE – ⴗC
75
TPC 1. Input Offset Voltage vs. Temperature
1.6
VS = 15V
1.4
1.2
1.0
0.8
0.6
INPUT OFFSET CURRENT – nA
0.4
90
80
70
60
VS = 15V
50
TOTA L SUPPLY CURRENT – ␮A
40
VS = 1.5V
30
–75 125–50 –25 0 25 50
TEMPERATURE – ⴗC
75
TPC 4. Total Supply Current vs. Temperature
600
= 25ⴗC
T
A
= 10k
R
L
500
400
300
200
OPEN-LOOP GAIN – V/mV
100
25ⴗC
85ⴗC
125ⴗC
0.2 –75 125–50 –25 0 25 50
TEMPERATURE – ⴗC
75
TPC 2. Input Offset Current vs. Temperature
4.8
VS = 15V
4.6
4.4
4.2
4.0
INPUT BIAS CURRENT – nA
3.8
3.6 –75 125–50 –25 0 25 50
TEMPERATURE – ⴗC
75
TPC 3. Input Bias Current vs. Temperature
0
0305
10 15 20 25
SINGLE-SUPPLY VOLTAGE – V
TPC 5. Open-Loop Gain vs. Single-Supply Voltage
140
VS = 15V T
= 25ⴗC
A
120
= 10k
R
L
100
80
60
40
OPEN-LOOP GAIN –dB
20
0
0.1 100k1
GAIN
10 100 1k 10k
FREQUENCY – Hz
0
45
90
135
PHASE SHIFT – Degrees
180
TPC 6. Open-Loop Gain and Phase Shift vs. Frequency
–6–
REV. C
Page 7
OP490
k
FREQUENCY – Hz
140
0.1 1k
COMMON-MODE REJECTION – dB
80
110100
120
40
VS = 15V T
A
= 25ⴗC
100
60
VOLTA GE NOISE DENSITY – nV/ Hz
FREQUENCY –Hz
1k
100
1
0.1 1k110100
10
V
S
= 15V
T
A
= 25ⴗC
60
VS = 15V
= 25ⴗC
T
A
40
20
CLOSED-LOOP GAIN – dB
0
–20
10 100
100
1k 10k
FREQUENCY –Hz
TPC 7. Closed-Loop Gain vs. Frequency
6
V+ = 5V, V– = 0V T
= 25ⴗC
A
5
4
3
120
TA = 25ⴗC
100
80
60
40
POWER SUPPLY REJECTION – dB
20
11k10
NEGATIVE SUPPLY
POSITIVE SUPPLY
100
LOAD RESISTANCE –
TPC 10. Power Supply Rejection vs. Frequency
2
OUTPUT VOLTAGE SWING – V
1
0
100 100k1k
LOAD RESISTANCE –
TPC 8. Output Voltage Swing vs. Load Resistance
16
VS = 15 T
= 25ⴗC
A
14
12
10
8
6
OUTPUT SWING – V
4
2
0
100 100k1k
POSITIVE
LOAD RESISTANCE –
TPC 9. Output Voltage Swing vs. Load Resistance
10k
TPC 11. Common-Mode Rejection vs. Frequency
NEGATIVE
10k
TPC 12. Noise Voltage Density vs. Frequency
REV. C
–7–
Page 8
OP490
k
100
10
1
VOLTA GE NOISE DENSITY – nV/ Hz
0.1
0.1 1
110100
FREQUENCY –Hz
VS = 15V
= 25ⴗC
T
A
TPC 13. Current Noise Density vs. Frequency
0
VS = 15V
0
T
= 25ⴗC
A
A
= 1
V
R
= 10k
L
0
= 500pF
C
L
0
0
0
VS = 15V T
= 25ⴗC
0
A
= 1
A
V
R
= 10k
L
0
= 500pF
C
L
0
0
0
VOLTA G E – 5V/DIV
0
0
0
000
00000000
TIME – 1ms/DIV
TPC 15. Large-Signal Transient Response
0
VOLTA G E – 20mV/DIV
0
0
0
000
00000000
TIME – 100␮s/DIV
TPC 14. Small-Signal Transient Response
–8–
REV. C
Page 9
OP490
HOURS
4
3
0
0 1750250
LITHIUM-SULPHUR DIOXIDE CELL VOLTAGE –V
500 750
2
1
1000 1500
GND
+18V
1k
–18V
14 13 12 11
D
A
2
1
34
10
5
Figure 2. Burn-In Circuit
+15V
1/4 OP490A
+15V
98
C
B
67
OP37A
APPLICATIONS INFORMATION Battery-Powered Applications
The OP490 can be operated on a minimum supply voltage of
1.6 V, or with dual supplies of ± 0.8 V, and draws only 60 mA of supply current. In many battery-powered circuits, the OP490 can be continuously operated for hundreds of hours before requiring battery replacement, reducing equipment downtime, and operating costs.
High performance portable equipment and instruments fre­quently use lithium cells because of their long shelf-life, light weight, and high energy density relative to older primary cells. Most lithium cells have a nominal output voltage of 3 V and are noted for a flat discharge characteristic. The low supply current
V2
–15V
V
IN
100 10k
1/4 OP490B
–15V
V1
20V p-p @ 10Hz
Figure 4. Lithium-Sulphur Dioxide Cell Discharge Charac-
W
teristic with OP490 and 100 k
Loads
requirement of the OP490, combined with the flat discharge characteristic of the lithium cell, indicates that the OP490 can be operated over the entire useful life of the cell. Figure 4 shows the typical discharge characteristic of a 1 Ah lithium cell power­ing an OP490 with each amplifier, in turn, driving full output swing into a 100 kW load.
1/4 OP490C
CHANNEL SEPARATION = 20 LOG
V1
V2/1000
Single-Supply Output Voltage Range
In single-supply operation the OP490’s input and output ranges include ground. This allows true “zero-in, zero-out” operation. The output stage provides an active pull-down to around 0.8 V above ground. Below this level, a load resistance of up to 1 MW to ground is required to pull the output down to zero.
In the region from ground to 0.8 V, the OP490 has voltage gain
1/4 OP490D
equal to the data sheet specification. Output current source capability is maintained over the entire voltage range including ground.
Input Voltage Protection
The OP490 uses a PNP input stage with protection resistors in series with the inverting and noninverting inputs. The high
Figure 3. Channel Separation Test Circuit
breakdown of the PNP transistors coupled with the protection resistors provides a large amount of input protection, allowing the inputs to be taken 20 V beyond either supply without dam­aging the amplifier.
REV. C
–9–
Page 10
OP490
Micropower Voltage-Controlled Oscillator
An OP490 in combination with an inexpensive quad CMOS switch comprise the precision V
of Figure 5. This circuit
CO
provides triangle and square wave outputs and draws only 75 mA from a 5 V supply. A acts as an integrator; S1 switches the charging current symmetrically to yield positive and negative ramps. The integrator is bounded by B which acts as a Schmitt trigger with a precise hysteresis of 1.67 V, set by resistors R5, R6, and R7, and associated CMOS switches. The resulting
C1
75nF
+5V
R1
V
CONTROL
200k
R2
200k
100k
R3
2
3
R4 200k
IN/OUT
1
OUT/IN
213
OUT/IN
312
IN/OUT
4
CONT
5
CONT
69
V
SS
78
4
11
1
1/4 OP490E A
S1
S2
S3
S4
TRIANGLE
OUT
V
DD
CONT
CONT
IN/OUT
OUT/IN
OUT/IN
IN/OUT
output of A is a triangle wave with upper and lower levels of
3.33 V and 1.67 V. The output of B is a square wave with almost rail-to-rail swing. With the components shown, frequency of operation is given by the equation:
fV Volts Hz V
=
OUT CONTROL
¥ 10 /
()
but this is easily changed by varying C1. The circuit operates well up to a few hundred hertz.
+5V
R5
200k
6
7
5
1/4 OP490E B
+5V
R8
200k
+5V
14
11
10
+5V
R6
200k
R7 200k
SQUARE OUT
Figure 5. Micropower Voltage Controlled Oscillator
–10–
REV. C
Page 11
OP490
Micropower Single-Supply Quad Voltage-Output 8-Bit DAC
The circuit of Figure 6 uses the DAC8408 CMOS quad 8-bit DAC, and the OP490 to form a single-supply quad voltage-output DAC with a supply drain of only 140 mA. The DAC8408 is used in voltage switching mode and each DAC has an output resistance
4
5
6
I
OUT1A
I
OUT2A/2B
I
OUT1B
DAC A 1/4
DAC8408
DAC B 1/4
DAC8408
V
A
REF
V
B
REF
REFERENCE
VOLTA G E
1.5V
(ª10 kW) independent of the digital input code. The output amplifiers act as buffers to avoid loading the DACs. The 100 kW resistors ensure that the OP490 outputs will swing below 0.8 V when required.
+5V
4
2
1
22
1/4 OP490E A
6
58
1/4
11
7
OP490E B
R1 100k
R2 100k
V
A
OUT
V
B
OUT
DAC DATA BUS PIN9(LSB) – 16(MSB)
DIGITAL
CONTROL
SIGNALS
25
24
23
17
18
19
20
I
OUT1C
I
OUT2C/2D
I
OUT1D
A/B
R/W
DS1
DS2
DAC C 1/4
DAC8408
21
DAC D 1/4
DAC8408
DAC8408ET
DGND
28
13
14
V
REF
C
1227
1/4 OP490E C
9
8
V
REF
D
1021
1/4 OP490E D
R3 100k
R4 100k
V
C
OUT
V
D
OUT
OP490EY
REV. C
Figure 6. Micropower Single-Supply Quad Voltage Output 8-Bit DAC
–11–
Page 12
OP490
R5
5k
+15V
–15V
1/4 OP490E
4
B
11
1
R1
1k
2
V
IN
3
R2
9k
R3
50
1/4
6
5
OP490E B
7
R4
50
Figure 7. High Output Amplifier

High Output Amplifier

The amplifier shown in Figure 7 is capable of driving 25 V p-p into a 1 kW load. Design of the amplifier is based on a bridge configuration. A amplifies the input signal and drives the load with the help of B. Amplifier C is a unity-gain inverter which drives the load with help from D. Gain of the high output amplifier with the component values shown is 10, but can easily be changed by varying R1 or R2.
R6
5k
R7
50
8
9
10
1/4 OP490E C
R8
R
50
L
14
1/4
13
12
OP490E D
where n equals the decimal equivalent of the 8-bit digital code present at the DAC. If the digital code present at the DAC consists of all zeros, the feedback loop will be open causing the op amp output to saturate. The 10 MW resistors placed in paral­lel with the DAC feedback loop eliminates this problem with a very small reduction in gain accuracy. The 2.5 V reference biases the amplifiers to the center of the linear region providing maximum output swing.
Single-Supply Micropower Quad Programmable Gain Amplifier
The combination of quad OP490 and the DAC8408 quad 8-bit CMOS DAC, creates a quad programmable-gain amplifier with a quiescent supply drain of only 140 mA. The digital code present at the DAC, which is easily set by a microprocessor, determines the ratio between the fixed DAC feedback resistor and the resis­tance of the DAC ladder presents to the op amp feedback loop. Gain of each amplifier is:
V
OUT
Vn
IN
=-
256
–12–
REV. C
Page 13
OP490
V
IN
V
IN
VINC
1
V
DD
RFBA
C1
0.1␮F
3
V
REF
I
OUT1A
A
2
R1
4
10M
2
A
DAC A 1/4 DAC840 8
3
+5V
4
1
V
A
OUT
1/4 OP490E A
1/4
V
REF
I
OUT1B
5I
8
B
R2 10M
6
6
5
OUT2A/2B
7
B
C2
0.1␮F
RFBB
DAC B 1/4 DAC840 8
11
7
V
B
OUT
OP490E B
25
RFBC
27
V
C
C3
0.1␮F
DAC C 1/4 DAC840 8
REF
I
OUT1C
R3
25
10M
9
8
10
1/4
V
C
OUT
OP490E
OUT2C/2D
24I
C
VIND
CONTROL
SIGNALS
DIGITAL
C4
0.1␮F
22
RFBD
DAC D 1/4 DAC840 8
DAC DATA BUS PIN9(LSB) – 16(MSB)
17
A/B
18
R/W
19
DS1
20
DS2
DAC8408ET
DGND
28
V
REF
I
OUT1D
D 21
R4 10M
23
13
12
OP490EY
Figure 8. Single-Supply Micropower Quad Programmable Gain Amplifier
1/4 OP490E D
14
+2.5V REFERENCE VOLTA G E
V
D
OUT
REV. C
–13–
Page 14
OP490
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
14-Lead Hermetic DIP
0.005 (0.13) MIN 0.098 (2.49) MAX
14
PIN 1
17
0.100 (2.54) BSC
0.785 (19.94) MAX
0.200 (5.08) MAX
0.200 (5.08)
0.125 (3.18)
0.023 (0.58)
0.014 (0.36)
(Y Suffix)
8
0.070 (1.78)
0.030 (0.76)
0.310 (7.87)
0.220 (5.59)
0.060 (1.52)
0.015 (0.38)
0.150 (3.81) MIN
SEATING PLANE
0.320 (8.13)
0.290 (7.37)
0.015 (0.38)
15
0.008 (0.20)
0
0.4133 (10.50)
0.3977 (10.00)
16
1
16-Lead SOIC
(S Suffix)
9
0.2992 (7.60)
0.2914 (7.40)
0.4193 (10.65)
8
0.3937 (10.00)
PIN 1
0.210 (5.33) MAX
0.160 (4.06)
0.115 (2.93)
14-Lead Plastic DIP
(P Suffix)
0.795 (20.19)
0.725 (18.42)
14
1
0.100 (2.54) BSC
0.022 (0.558)
0.014 (0.356)
0.070 (1.77)
0.045 (1.15)
8
0.280 (7.11)
0.240 (6.10)
7
0.060 (1.52)
0.015 (0.38)
0.130 (3.30) MIN
SEATING PLANE
0.325 (8.25)
0.300 (7.62)
0.015 (0.381)
0.008 (0.204)
0.195 (4.95)
0.115 (2.93)
PIN 1
0.0118 (0.30)
0.0040 (0.10)
0.050 (1.27) BSC
0.1043 (2.65)
0.0926 (2.35)
0.0192 (0.49)
0.0138 (0.35)
SEATING PLANE
0.0125 (0.32)
0.0091 (0.23)
0.0291 (0.74)
0.0098 (0.25)
8 0
45
0.0500 (1.27)
0.0157 (0.40)

Revision History

Location Page
Data Sheet changed from REV. B to REV. C.
Deleted 28-Pin LCC (TC-Suffix) PIN CONNECTION DIAGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Deleted ELECTRICAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Edits to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Edits to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
–14–
REV. C
Page 15
–15–
Page 16
C00308–0–4/02(C)
–16–
PRINTED IN U.S.A.
Loading...