Datasheet nus5530mn Datasheet

Page 1
NUS5530MN
Integrated Power MOSFET with PNP Low V
CE(sat)
This integrated device represents a new level of safety and board−space reduction by combining the 20 V P−Channel FET with a PNP Silicon Low V product provides higher efficiency and accuracy for battery powered portable electronics.
Features
• Low R
(MOSFET) and Low V
DS(on)
• Higher Efficiency Extending Battery Life
• Logic Level Gate Drive (MOSFET)
• Performance DFN Package
• This is a Pb−Free Device
Applications
• Power Management in Portable and Battery−Powered Products; i.e.,
Cellular and Cordless Telephones and PCMCIA Cards
MAXIMUM RATINGS FOR P−CHANNEL FET
(TA = 25°C unless otherwise noted)
Rating Symbol 5 sec
Drain−Source Voltage V
Gate−Source Voltage V
Continuous Drain Current
(TJ = 150°C) (Note 1) TA = 25°C TA = 85°C
Pulsed Drain Current I
Continuous Source Current
(Note 1)
Maximum Power Dissipation
(Note 1) TA = 25°C TA = 85°C
Operating Junction and Storage
Temperature Range
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).
switching transistor. This newly integrated
CE(sat)
(Transistor)
CE(sat)
Steady
State
−20 V
"12 V
−5.3
−3.8
−5.3 −3.9 A
2.5
1.3
−55 to +150 °C
−3.9
−2.8
"20 A
P
TJ, T
DS
GS
I
D
DM
I
S
D
stg
Unit
A
W
1.3
0.7
http://onsemi.com
1
2
3
4
(Top View)
8
1
DFN8
CASE 506AL
A = Assembly Location Y = Year WW = Work Week G = Pb−Free Package
(Note: Microdot may be in either location)
MARKING DIAGRAM
1
AYW W G
PIN ASSIGNMENT
Emitter
Base
N/C
Gate
8
Collector
7
6
Drain
5
(Bottom View)
1
2
3
4
ORDERING INFORMATION
Device Package Shipping
NUS5530MNR2G DFN8
(Pb−Free)
3000/Tape & Reel
8
7
6
5
5530
G
N/C
Collector
Source
Drain
†
© Semiconductor Components Industries, LLC, 2006
May, 2006 − Rev. 0
†For information on tape and reel specifications,
including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
1 Publication Order Number:
NUS5530MN/D
Page 2
NUS5530MN
MAXIMUM RATINGS FOR PNP TRANSISTORS (T
Rating
Collector-Emitter Voltage V
Collector-Base Voltage V
Emitter-Base Voltage V
Collector Current − Continuous I
Collector Current − Peak I
= 25°C)
A
Symbol Max Unit
CEO
CBO
EBO
C
CM
−35 Vdc
−55 Vdc
−5.0 Vdc
−2.0 Adc
−7.0 A
Electrostatic Discharge ESD HBM Class 3
MM Class C
THERMAL CHARACTERISTICS FOR P−CHANNEL FET
Characteristic Symbol Typ Max Unit
Maximum Junction−to−Ambient (Note 4)
t v 5 sec Steady State
Maximum Junction−to−Foot (Drain)
Steady State
R
q
JA
40 80
R
q
JF
15 20 °C/W
THERMAL CHARACTERISTICS FOR PNP TRANSISTORS
Characteristic Symbol Max Unit
Total Device Dissipation
TA = 25°C
Derate above 25°C
Thermal Resistance, Junction−to−Ambient
Total Device Dissipation
TA = 25°C
Derate above 25°C
Thermal Resistance, Junction−to−Ambient
Thermal Resistance, Junction−to−Lead #1
Total Device Dissipation (Single Pulse < 10 sec) P
Junction and Storage Temperature Range TJ, T
1. FR− 4 @ 100 mm2, 1 oz copper traces.
2. FR− 4 @ 500 mm2, 1 oz copper traces.
3. Thermal response.
PD (Note 1) 635
R
(Note 1)
q
JA
PD (Note 2) 1.35
R
(Note 2)
q
JA
R
q
JL
Dsingle
(Notes 2 & 3)
stg
2.75 W
−55 to +150 °C
5.1
200 °C/W
11
90 °C/W
15 °C/W
50
°C/W
95
mW
mW/°C
W
mW/°C
http://onsemi.com
2
Page 3
NUS5530MN
ELECTRICAL CHARACTERISTICS FOR P−CHANNEL FET (T
= 25°C unless otherwise noted)
J
Characteristic Symbol Test Condition Min Typ Max Unit
Static
Gate Threshold Voltage V
Gate−Body Leakage I
Zero Gate Voltage Drain Current I
GS(th)
GSS
DSS
VDS = VGS, ID = −250 mA
VDS = 0 V, VGS = "12 V "100 nA
VDS = −16 V, VGS = 0 V −1.0 mA
−0.6 −1.2 V
VDS = −16 V, VGS = 0 V,
TJ = 85°C
On−State Drain Current (Note 5) I
Drain−Source On−State Resistance (Note 5) r
D(on)
DS(on)
VDS v −5.0 V, VGS = −4.5 V −20 A
VGS = −3.6 V, ID = −1.0 A − 0.050 0.06 W
VGS = −2.5 V, ID = −1.0 A 0.070 0.083
Forward Transconductance (Note 5) g
Diode Forward Voltage (Note 5) V
fs
SD
VDS = −10 V, ID = −3.9 A 12 Mhos
IS = −2.1 A, VGS = 0 V −0.8 −1.2 V
Dynamic (Note 6)
Total Gate Charge Q
Gate−Source Charge Q
Gate−Drain Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Turn−On Delay Time t
Rise Time t
Turn−Off Delay Time t
Fall Time t
Source−Drain Reverse Recovery Time t
G
GS
GD
iss
oss
rss
d(on)
r
d(off)
f
rr
VDS = −10 V, VGS = −4.5 V,
ID = −3.9 A
VDS = −5.0 Vdc, VGS = 0 Vdc,
f = 1.0 MHz
VDD = −10 V, RL = 10 W
ID ^ −1.0 A, V
RG = 6 W
GEN
= −4.5 V,
IF = −1.1 A, di/dt = 100 A/ms
4. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).
5. Pulse Test: Pulse Width v 300 ms, Duty Cycle v 2%.
6. Guaranteed by design, not subject to production testing.
−5.0
9.7 22
1.2
3.6
710
400
140
14 30
22 55
42 100
35 70
30 60
nC
pF
ns
http://onsemi.com
3
Page 4
NUS5530MN
ELECTRICAL CHARACTERISTICS FOR PNP TRANSISTORS (T
Characteristic
= 25°C unless otherwise noted)
A
Symbol Min Typical Max Unit
OFF CHARACTERISTICS
Collector −Emitter Breakdown Voltage (IC = −10 mAdc, IB = 0) V
Collector −Base Breakdown Voltage (IC = −0.1 mAdc, IE = 0) V
Emitter −Base Breakdown Voltage (IE = −0.1 mAdc, IC = 0) V
Collector Cutoff Current (VCB = −35 Vdc, IE = 0) I
Collector−Emitter Cutoff Current (V
= −35 Vdc) I
CES
Emitter Cutoff Current (VEB = −6.0 Vdc) I
(BR)CEO
(BR)CBO
(BR)EBO
CBO
CES
EBO
−35 −45 − Vdc
−55 −65 − Vdc
−5.0 −7.0 − Vdc
− −0.03 −0.1
− −0.03 −0.1
− −0.01 −0.1
ON CHARACTERISTICS
DC Current Gain (Note 7) (IC = −1.0 A, VCE = −2.0 V) (IC = −1.5 A, VCE = −2.0 V) (I
= −2.0 A, VCE = −2.0 V)
C
Collector −Emitter Saturation Voltage (Note 7) (IC = −0.1 A, IB = −0.010 A) (IC = −1.0 A, IB = −0.010 A) (IC = −2.0 A, IB = −0.02 A)
Base −Emitter Saturation Voltage (Note 7) (IC = −1.0 A, IB = −0.01 A)
Base −Emitter Turn−on Voltage (Note 7) (IC = −2.0 A, VCE = −3.0 V)
Cutoff Frequency (IC = −100 mA, VCE = −5.0 V, f = 100 MHz) f
h
V
CE(sat)
V
BE(sat)
V
BE(on)
FE
100 100 100
−
−
−
200 200 200
−
−
−
−
400
−
−0.10
−0.15
−0.30
− −0.68 −0.85
− −0.81 −0.875
T
100 − − MHz
Input Capacitance (VEB = −0.5 V, f = 1.0 MHz) Cibo − 600 650 pF
Output Capacitance (VCB = −3.0 V, f = 1.0 MHz) Cobo − 85 100 pF
Turn−on Time (VCC = −10 V, IB1 = −100 mA, IC = −1 A, RL = 3 W)
Turn−off Time (VCC = −10 V, IB1 = IB2 = −100 mA, IC = 1 A, RL = 3 W)
t
on
t
off
− 35 − nS
− 225 − nS
7. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle ≤ 2%
mAdc
mAdc
mAdc
V
V
V
http://onsemi.com
4
Page 5
NUS5530MN
TYPICAL ELECTRICAL CHARACTERISTICS FOR P−CHANNEL FET
20
16
−4.5 V
−4 V
12
8
DRAIN CURRENT (AMPS)
4
D,
−I
0
0
0.5
−VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 1. On−Region Characteristics
0.2
0.15
0.1
−3.5 V−5 V
−3 V
VGS = −1.5 V
2
TJ = 25°C
−2.5 V
−2 V
2.5
31.51
20
16
12
8
DRAIN CURRENT (AMPS)
4
D,
−I
0
0
0.5
−VGS, GATE−TO−SOURCE VOLTAGE (VOLTS)
TJ = −55°C
25°C
1.512
125°C
2.5 3
Figure 2. Transfer Characteristics
0.2
ID = −3.9 A TJ = 25°C
0.15
0.1
TJ = 25°C
VGS = 2.5 V
0.05
DRAIN−TO−SOURCE RESISTANCE (W)
DS(on),
R
0
0
13
−VGS, GATE−TO−SOURCE VOLTAGE (VOLTS)
24
Figure 3. On−Resistance versus
Gate−to−Source Voltage
1.6 ID = −3.9 A VGS = −4.5 V
1.4
1.2
1
DRAIN−TO−SOURCE
0.8
DS(on),
R
RESISTANCE (NORMALIZED)
0.6
−50 0−25 25
Figure 5. On−Resistance Variation with
0.05
DRAIN−TO−SOURCE RESISTANCE (W)
0
218201410
5
DS(on),
R
Figure 4. On−Resistance versus Drain Current
50 125100
75 150
TJ, JUNCTION TEMPERATURE (°C)
Temperature
VGS = 3.6 V
VGS = 4.5 V
6
−ID, DRAIN CURRENT (AMPS)
and Gate Voltage
http://onsemi.com
5
Page 6
NUS5530MN
TYPICAL ELECTRICAL CHARACTERISTICS FOR P−CHANNEL FET
1500
1200
900
600
C, CAPACITANCE (pF)
300
5
TJ = 25°C VGS = 0
C
iss
C
oss
4
3
Q
GS
2
Q
GD
Q
G
ID = −3.9 A
20
1
GATE−TO−SOURCE VOLTAGE (VOLTS)
0
012345678910
GS,
−V
QG, TOTAL GATE CHARGE (nC)
Figure 7. Gate−to−Source and
C
rss
0
8124016
−VDS, DRAIN−TO−SOURCE VOLTAGE ()
Figure 6. Capacitance Variation
= 25°C
T
J
QGD/QGS = 3.0
11
10
9
8
7
6
5
4
3
2
1
0
DRAIN−TO−SOURCE VOLTAGE (VOLTS)
DS,
−V
Drain−to−Source Voltage versus Total Charge
5
4
VGS = 0 V TJ = 25°C
3
2
1
, SOURCE CURRENT (AMPS)
S
−I
0
0.30.1 0.5 0.7 0.9
−VSD, SOURCE−TO−DRAIN VOLTAGE (VOLTS)
Figure 8. Diode Forward Voltage versus
Current
1
Duty Cycle = 0.5
0.2
0.1
0.1
0.05
0.02
THERMAL IMPEDANCE
0.01
NORMALIZED EFFECTIVE TRANSIENT
0.0001 1
Single Pulse
0.001
SQUARE WAVE PULSE DURATION (sec)
Figure 9. Normalized Thermal Transient Impedance, Junction−to−Ambient
P
DM
t
1
t
2
DUTY CYCLE, D = t1/t
PER UNIT BASE = R TJM − TA = PDMZ SURFACE MOUNTED
2
100.10.01
= 80°C/W
q
JA
(t)
q
JA
100 1000
http://onsemi.com
6
Page 7
, COLLECTOR EMITTER SATURATION
VOLTAGE (VOLTS)
0.1
0.01
NUS5530MN
TYPICAL ELECTRICAL CHARACTERISTICS FOR PNP TRANSISTOR
0.25
IC/IB = 50
, COLLECTOR EMITTER SATURATION
0.20
0.15
0.10
VOLTAGE (VOLTS)
0.05
IC/IB = 100
50
10
100°C
25°C
−55°C
CE(sat)
0.001
V
0.001
0.01 0.1 1.0 0.01
IC, COLLECTOR CURRENT (A)
Figure 10. Collector Emitter Saturation Voltage
versus Collector Current
500
450
400
350
300
250
200
, DC CURRENT GAIN
150
FE
h
100
50
0
0.001 0.01 0.1 1 10
125°C (5 V)
125°C (2 V)
25°C (5 V)
25°C (2 V)
−55°C (5 V)
−55°C (2 V)
IC, COLLECTOR CURRENT (A) IC, COLLECTOR CURRENT (A)
Figure 12. DC Current Gain versus
Collector Current
CE(sat)
V
VOLTAGE (VOLTS)
, BASE EMITTER SATURATION
BE(sat)
V
0
IC, COLLECTOR CURRENT (A)
0.1 1.00.001
Figure 11. Collector Emitter Saturation Voltage
versus Collector Current
1.0
0.8
0.6
0.4
0.2
0
−55°C
25°C
100°C
0.010.001
0.1 1.0
Figure 13. Base Emitter Saturation Voltage
versus Collector Current
1.1
1.0
0.9
0.8
0.7
0.6
0.5
0.4
, BASE EMITTER TURN−ON VOLTAGE (VOLTS)V
0.3
BE(on)
100°C
25°C
−55°C
0.10.001
IC, COLLECTOR CURRENT (A)
1.0
Figure 14. Base Emitter Turn−On Voltage
versus Collector Current
http://onsemi.com
750
700
650
600
550
500
450
, INPUT CAPACITANCE (pF)
400
ibo
C
350
300
0
0.5 5.01.0
1.50.01
VEB, EMITTER BASE VOLTAGE (V)
3.02.0 2.5 3.5 4.0 4.5
Figure 15. Input Capacitance
7
Page 8
NUS5530MN
TYPICAL ELECTRICAL CHARACTERISTICS FOR PNP TRANSISTOR
225
200
175
150
125
100
75
, OUTPUT CAPACITANCE (pF)
50
obo
C
25
0
0
1000
100
10
155.0 10
VCB, COLLECTOR BASE VOLTAGE (V)
Figure 16. Output Capacitance
D = 0.50
D = 0.20
D = 0.05
D = 0.10
3020 25 35
10
1 s
1.00
, (A)
C
I
0.10
0.01
0.10 1 10 100
Thermal Limits
VCE, (Vdc)
1 ms
Figure 17. Safe Operating Area
P(pk)
10 ms
100 ms
0.1
, TRANSIENT THERMAL RESISTANCE
(t)
0.01
R
1
D = 0.01
Single Pulse
t1, TIME (Sec)
Figure 18. Normalized Thermal Response
t
1
t
Duty Cycle = D = t1/t
2
qJC = 174°C/W
2
http://onsemi.com
8
Page 9
REFERENCE
2 X
PIN ONE
0.15 C
2 X
0.10 C
0.15 C
D
TOP VIEW
NUS5530MN
PACKAGE DIMENSIONS
DFN8
CASE 506AL−01
ISSUE A
A
B
E
(A3)
A
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND
0.30mm.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
MILLIMETERS
DIM MIN NOM MAX
A 0.80 0.90 1.00 A1 0.00 0.03 0.05 A3 0.20 REF
b 0.35 0.40 0.45
D 3.30 BSC D2 0.95 1.05 1.15
E 3.30 BSC E2 1.80 1.90 2.00
e 0.80 BSC
K 0.21 −−− −−−
L 0.30 0.40 0.50
8 X
0.08 C
L8 X
SIDE VIEW
D2
14
A1
D2
e
C
SEATING PLANE
2.95
E2
2 X
K8 X
58
8 X
b
0.10 B
BOTTOM VIEW
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
0.05ACC
NOTE 3
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
3.60
1
2X
1.20
1.95
0.45
2X
0.60
8X
0.55
0.80
PITCH
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
9
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
NUS5530M N/D
Loading...