• Optimized Gate Charge to Minimize Switching Losses
• Thermally Enhanced SO−8 Package
• These are Pb−Free Devices*
Applications
• Refer to Application Note AND8195/D
• CPU Power Delivery
• DC−DC Converters
• Low Side Switching
MAXIMUM RATINGS (T
Drain−to−Source VoltageV
Gate−to−Source VoltageV
Continuous Drain
Current R
(Note 1)
Power Dissipation
R
(Note 1)
q
JA
Continuous Drain
Current R
10 sec
Power Dissipation
R
t v 10 sec
q
JA,
Continuous Drain
Current R
(Note 2)
Power Dissipation
R
(Note 2)
q
JA
Continuous Drain
Current R
(Note 1)
Power Dissipation
R
(Note 1)
q
JC
Pulsed Drain
Current
Current limited by packageTA = 25°CI
Operating Junction and Storage
Temperature
Source Current (Body Diode)I
Drain to Source dV/dtdV/dt6V/ns
Single Pulse Drain−to−Source Avalanche
Energy (VDD = 50 V, VGS = 10 V,
IL = 33 Apk, L = 0.3 mH, RG = 25 W)
Lead Temperature for Soldering Purposes
(1/8” from case for 10 s)
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
to Minimize Conduction Losses
DS(on)
= 25°C unless otherwise stated)
J
ParameterSymbolValueUnit
DSS
GS
TA = 25°C
q
JA
v
q
JA
Steady
State
q
JA
q
JC
tp=10ms
TA = 85°C13
TA = 25°CP
TA = 25°C
TA = 85°C21
TA = 25°CP
TA = 25°C
TA = 85°C8.2
TA = 25°CP
TC = 25°C
TC = 85°C61
TC = 25°CP
TA = 25°CI
I
D
D
I
D
D
I
D
D
I
D
D
DM
Dmaxpkg
TJ,
T
STG
S
EAS163mJ
T
L
30V
±16V
18
2.21W
29.5
5.8W
11.5
0.88W
85
48.1W
170A
100A
−55 to
+150
48A
260°C
A
A
A
A
°C
http://onsemi.com
V
(BR)DSS
30 V
G (4)
R
MAXID MAX
DS(ON)
4.1 mW @ 10 V
6.2 mW @ 4.5 V
D (5,6)
S (1,2,3)
N−CHANNEL MOSFET
85 A
MARKING
DIAGRAM
D
1
SO−8 FLAT LEAD
CASE 488AA
STYLE 1
A= Assembly Location
Y= Year
WW= Work Week
G= Pb−Free Package
(Note: Microdot may be in either location)
S
S
S
G
4847N
AYWWG
G
D
D
D
ORDERING INFORMATION
DevicePackageShipping
NTMFS4847NT1GSO−8FL
NTMFS4847NT3GSO−8FL
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
*For additional information on our Pb−Free strategy
and soldering details, please download the ON
Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
1. Surface−mounted on FR4 board using 1 sq−in pad, 1 oz Cu.
2. Surface−mounted on FR4 board using the minimum recommended pad size.
R
q
JC
R
q
JA
R
q
JA
R
q
JA
2.6
56.6
142
21.6
°C/W
ELECTRICAL CHARACTERISTICS (T
= 25°C unless otherwise specified)
J
ParameterSymbolTest ConditionMinTypMaxUnit
OFF CHARACTERISTICS
Drain−to−Source Breakdown VoltageV
Drain−to−Source Breakdown Voltage
V
Temperature Coefficient
Zero Gate Voltage Drain CurrentI
Gate−to−Source Leakage CurrentI
(BR)DSS
(BR)DSS
T
J
DSS
GSS
/
VGS = 0 V, ID = 250 mA
VGS = 0 V,
VDS = 24 V
VDS = 0 V, VGS = ±16 V±100nA
ON CHARACTERISTICS (Note 3)
Gate Threshold VoltageV
Negative Threshold Temperature CoefficientV
Drain−to−Source On ResistanceR
GS(TH)
GS(TH)/TJ
DS(on)
VGS = VDS, ID = 250 mA
VGS = 10 V to
11.5 V
VGS = 4.5 V
Forward Transconductanceg
FS
VDS = 1.5 V, ID = 30 A74S
CHARGES AND CAPACITANCES
Input CapacitanceC
Output CapacitanceC
Reverse Transfer CapacitanceC
Total Gate ChargeQ
Threshold Gate ChargeQ
Gate−to−Source ChargeQ
Gate−to−Drain ChargeQ
Total Gate ChargeQ
ISS
OSS
RSS
G(TOT)
G(TH)
GS
GD
G(TOT)
VGS = 0 V, f = 1 MHz, VDS = 12 V
VGS = 4.5 V, VDS = 15 V; ID = 30 A
VGS = 11.5 V, VDS = 15 V,
ID = 30 A
SWITCHING CHARACTERISTICS (Note 4)
Turn−On Delay Timet
Rise Timet
Turn−Off Delay Timet
Fall Timet
d(ON)
r
d(OFF)
f
VGS = 4.5 V, VDS = 15 V, ID = 15 A,
RG = 3.0 W
3. Pulse Test: pulse width v 300 ms, duty cycle v 2%.
4. Switching characteristics are independent of operating junction temperatures.
30V
25
TJ = 25 °C1
TJ = 125°C10
1.451.82.5V
5.2mV/°C
ID = 30 A3.24.1
ID = 15 A3.2
ID = 30 A5.06.2
ID = 15 A5.0
2614
466
241
19.228
1.6
7.3
6.1
43.8
17.7
53
21
8.7
mV/°C
mA
mW
pF
nC
nC
ns
http://onsemi.com
2
Page 3
NTMFS4847N
ELECTRICAL CHARACTERISTICS (T
= 25°C unless otherwise specified)
J
ParameterUnitMaxTypMinTest ConditionSymbol
SWITCHING CHARACTERISTICS (Note 4)
Turn−On Delay Timet
Rise Timet
Turn−Off Delay Timet
Fall Timet
d(ON)
r
d(OFF)
f
VGS = 11.5 V, VDS = 15 V,
ID = 15 A, RG = 3.0 W
DRAIN−SOURCE DIODE CHARACTERISTICS
Forward Diode VoltageV
SD
VGS = 0 V,
IS = 30 A
Reverse Recovery Timet
Charge Timet
Discharge Timet
Reverse Recovery ChargeQ
RR
a
b
RR
VGS = 0 V, dIS/dt = 100 A/ms,
IS = 30 A
PACKAGE PARASITIC VALUES
Source InductanceL
Drain InductanceL
Gate InductanceL
Gate ResistanceR
S
D
G
G
TA = 25°C
3. Pulse Test: pulse width v 300 ms, duty cycle v 2%.
4. Switching characteristics are independent of operating junction temperatures.
10.5
20.8
28.1
6.5
TJ = 25°C0.81.0
TJ = 125°C0.7
15.4
8.2
7.2
6.0nC
0.93
0.005
1.84
0.9
ns
V
ns
nH
W
110
100
90
80
70
60
10V
5.0 V
4.5 V
4.2 V
4.0 V
50
40
30
, DRAIN CURRENT (A)
D
I
20
10
0
VDS, DRAIN−TO−SOURCE VOLTAGE (V)VGS, GATE−TO−SOURCE VOLTAGE (V)
Figure 1. On−Region CharacteristicsFigure 2. Transfer Characteristics
TJ = 25°C
TYPICAL CHARACTERISTICS
120
110
3.8 V
3.6 V
3.4 V
3.2 V
3.0 V
2.8 V
, DRAIN CURRENT (A)
D
I
6543210
VDS ≥ 10 V
100
90
80
70
60
50
40
30
20
10
0
TJ = 125°C
TJ = 25°C
TJ = −55°C
6543210
http://onsemi.com
3
Page 4
NTMFS4847N
TYPICAL CHARACTERISTICS
0.040
0.035
0.030
0.025
0.020
0.015
0.010
0.005
, DRAIN−TO−SOURCE RESISTANCE (W)
DS(on)
R
0
VGS, GATE−TO−SOURCE VOLTAGE (V)ID, DRAIN CURRENT (A)
611
Figure 3. On−Resistance vs. Gate−to−Source
Voltage
1.8
ID = 30 A
VGS = 10 V
1.6
1.4
1.2
ID = 30 A
TJ = 25°C
109875432
0.008
0.007
0.006
0.005
0.004
0.003
, DRAIN−TO−SOURCE RESISTANCE (W)
0.002
DS(on)
R
10,000
1000
TJ = 25°C
VGS = 4.5 V
VGS = 11.5 V
7080120
1101009060504030
Figure 4. On−Resistance vs. Drain Current and
Gate Voltage
VGS = 0 V
TJ = 150°C
1.0
, DRAIN−TO−SOURCE
DS(on)
0.8
R
RESISTANCE (NORMALIZED)
0.6
Figure 5. On−Resistance Variation with
3200
2800
2400
2000
1600
1200
C, CAPACITANCE (pF)
800
400
C
iss
C
oss
C
rss
0
VDS, DRAIN−TO−SOURCE VOLTAGE (V)Qg, TOTAL GATE CHARGE (nC)
Figure 7. Capacitance VariationFigure 8. Gate−to−Source and
, LEAKAGE (nA)
DSS
I
TJ = 125°C
150
100
15105
2025
1251007550250−25−50
TJ, JUNCTION TEMPERATURE (°C)VDS, DRAIN−TO−SOURCE VOLTAGE (V)
Figure 6. Drain−to−Source Leakage Current
Temperature
TJ = 25°C
8281644
3224201240
12
11
10
9
8
7
6
5
4
3
2
, GATE−TO−SOURCE VOLTAGE (V)
1
GS
0
V
Q
Q
gs
gd
123240
vs. Voltage
QT
V
GS
ID = 30 A
TJ = 25°C
3628242016840
Drain−to−Source Voltage vs. Total Charge
http://onsemi.com
4
Page 5
NTMFS4847N
TYPICAL CHARACTERISTICS
1000
VDS = 15 V
ID = 15 A
VGS = 11.5 V
100
t, TIME (ns)
10
1
RG, GATE RESISTANCE (W)
Figure 9. Resistive Switching Time Variation
1000
100
10
VGS = 20 V
Single Pulse
0.1
1
TC = 25°C
R
Thermal Limit
Package Limit
VDS, DRAIN−TO−SOURCE VOLTAGE (V)TJ, STARTING JUNCTION TEMPERATURE(°C)
, DRAIN CURRENT (A)
D
I
Figure 11. Maximum Rated Forward Biased
140
vs. Gate Resistance
Limit
DS(on)
Safe Operating Area
t
f
t
d(off)
t
r
t
d(on)
10 ms
100 ms
1 ms
10 ms
dc
30
25
20
15
10
, SOURCE CURRENT (A)
S
I
5
100101
1001010.1
0
180
160
140
120
100
80
60
40
, SINGLE PULSE DRAIN−TO−
AS
20
E
SOURCE AVALANCHE ENERGY (mJ)
0
100
VGS = 0 V
TJ = 25°C
0.90.80.70.60.50.4
VSD, SOURCE−TO−DRAIN VOLTAGE (V)
Figure 10. Diode Forward Voltage vs. Current
ID = 33 A
751501251005025
Figure 12. Maximum Avalanche Energy vs.
Starting Junction Temperature
(S)
FS
g
120
100
80
60
40
20
125°C
10
(A)
d
I
0
30120
DRAIN CURRENT (A)
VDS = 1.5 V
90756045150
105
1
PULSE WIDTH (ms)
100°C
25°C
10,0001000100101
Figure 13. gFS vs. Drain CurrentFigure 14. Id vs. Pulse Width
http://onsemi.com
5
Page 6
0.10 C
l
0.10 C
0.05 c
D
2
D1
1234
TOP VIEW
SIDE VIEW
b
8X
A0.10BC
L
14
E2
6
G
D2
BOTTOM VIEW
56
5
2 X
e/2
0.20 C
A
E1
E
2
A
DETAIL A
K
M
L1
NTMFS4847N
PACKAGE DIMENSIONS
DFN5 5x6, 1.27P
(SO−8FL)
CASE 488AA−01
ISSUE D
B
2 X
0.20 C
c
DETAIL A
STYLE 1:
PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
3 X
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION D1 AND E1 DO NOT INCLUDE
MOLD FLASH PROTRUSIONS OR GATE
BURRS.
DIM MINNOM
4 X
q
A1
C
e
SEATING
PLANE
MILLIMETERS
A0.901.00
A10.00−−−
b0.330.41
c0.230.28
D5.15 BSC
D14.504.90
D23.50−−−
E6.15 BSC
E15.505.80
E23.45−−−
e1.27 BSC
G0.510.61
K0.51−−−
L0.510.61
L10.050.17
M3.003.40
q0 −−−
_
MAX
1.10
0.05
0.51
0.33
5.10
4.22
6.10
4.30
0.71
−−−
0.71
0.20
3.80
12
_
SOLDERING FOOTPRINT*
3X4X
1.330
3.200
0.965
2X
0.495
1.270
4.560
2X
1.530
0.750
2X
0.905
0.475
4X
1.000
4.530
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca
Sales Representative
NTMFS4847N/D
6
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.