Datasheet ntljs4159n Datasheet

Page 1
NTLJS4159N
)
l
Power MOSFET
30 V, 7.8 A, mCoolt Single N−Channel, 2x2 mm WDFN Package
• WDFN Package Provides Exposed Drain Pad for Excellent Thermal
Conduction
• 2x2 mm Footprint Same as SC−88
• Lowest R
• 1.8 V R
Drive
DS(on)
• Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
• This is a Pb−Free Device
Applications
• DC−DC Conversion
• Boost Circuits for LED Backlights
• Optimized for Battery and Load Management Applications in
Portable Equipment such as, Cell Phones, PDA’s, Media Players, etc.
• Low Side Load Switch
MAXIMUM RATINGS (T
Drain−to−Source Voltage V Gate−to−Source Voltage V Continuous Drain
Current (Note 1)
Power Dissipation (Note 1)
Continuous Drain Current (Note 2)
Power Dissipation (Note 2)
Pulsed Drain Current Operating Junction and Storage Temperature TJ, T
Source Current (Body Diode) (Note 2) I Lead Temperature for Soldering Purposes
(1/8″ from case for 10 s)
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm2, 2 oz Cu.
© Semiconductor Components Industries, LLC, 2006
September, 2006 − Rev. 4
in 2x2 mm Package
DS(on)
Rating for Operation at Low Voltage Logic Level Gate
= 25°C unless otherwise noted)
J
Parameter Symbol Value Unit
DSS
GS
T
= 25°C
Steady
State
t ≤ 5 s T
Steady
State
t ≤ 5 s 3.3
Steady
State
A
T
= 85°C 4.4
A
= 25°C 7.8
A
T
= 25°C
A
T
= 25°C
A
T
= 85°C 2.6
A
T
= 25°C
A
t
= 10 ms
p
I
D
P
D
I
D
P
D
I
DM
STG
S
T
L
30 V
±8.0 V
6.0
1.92
3.6
0.70 W
28 A
−55 to 150
3.0 A
260 °C
1 Publication Order Number:
A
W
A
°C
http://onsemi.com
(BR)DSS
30 V
S
Pin 1
MAX
DS(on)
35 mW @ 4.5 V 45 mW @ 2.5 V 55 mW @ 1.8 V
G
D
N−CHANNEL MOSFET
D
WDFN6
CASE 506AP
JB = Specific Device Code M = Date Code G = Pb−Free Package (Note: Microdot may be in either location
ID MAX (Note 1)V
7.8 A
S
MARKING DIAGRAM
1
JBMG
2
G
3
R
PIN CONNECTIONS
D
1
D
2
G
3
(Top View)
D
S
D
6
D
5
4
S
ORDERING INFORMATION
Device Package Shipping
NTLJS4159NT1G WDFN6
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
3000/Tape & Ree
NTLJS4159N/D
†
6 5 4
Page 2
NTLJS4159N
THERMAL RESISTANCE RATINGS
Parameter Symbol Max Unit
Junction−to−Ambient – Steady State (Note 3) Junction−to−Ambient – t ≤ 5 s (Note 3) Junction−to−Ambient – Steady State Min Pad (Note 4)
3. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
4. Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm2, 2 oz Cu).
R
q
JA
R
q
JA
R
q
JA
65 38
180
°C/W
MOSFET ELECTRICAL CHARACTERISTICS (T
= 25°C unless otherwise noted)
J
Parameter Symbol Test Conditions Min Typ Max Unit
OFF CHARACTERISTICS
Drain−to−Source Breakdown Voltage V Drain−to−Source Breakdown Voltage
Temperature Coefficient
V
(BR)DSS/TJ
Zero Gate Voltage Drain Current I
Gate−to−Source Leakage Current I
(BR)DSS
DSS
GSS
V
DS
V
= 0 V, I
GS
I
= 250 mA, Ref to 25°C
D
= 24 V, V
V
DS
GS
= 0 V, V
D
= 0 V
GS
= 250 mA
ON CHARACTERISTICS (Note 5)
Gate Threshold Voltage V Negative Gate Threshold
Temperature Coefficient
V
GS(TH)/TJ
Drain−to−Source On−Resistance R
Forward Transconductance g
GS(TH)
DS(on)
FS
V
V
GS
V V V
GS GS GS
DS
= VDS, I
= 4.5, I = 2.5, I = 1.8, I
= 16 V, I
= 250 mA
D
D D D
D
CHARGES, CAPACITANCES AND GATE RESISTANCE
Input Capacitance C Output Capacitance C Reverse Transfer Capacitance C Total Gate Charge Q Threshold Gate Charge Q Gate−to−Source Charge Q Gate−to−Drain Charge Q Gate Resistance R
ISS OSS RSS
G(TOT)
G(TH)
GS
GD
G
V
= 0 V, f = 1.0 MHz,
GS
V
GS
V
DS
= 4.5 V, V
I
= 2.0 A
D
= 15 V
DS
SWITCHING CHARACTERISTICS (Note 6)
Turn−On Delay Time t Rise Time t Turn−Off Delay Time t Fall Time t
d(ON)
r
d(OFF)
f
V
GS
I
D
= 4.5 V, V
= 2.0 A, R
DD G
DRAIN−SOURCE DIODE CHARACTERISTICS
Forward Recovery Voltage V
Reverse Recovery Time t Charge Time t Discharge Time t Reverse Recovery Time Q
RR
SD
a b
RR
VGS = 0 V, IS = 2.0 A
V
= 0 V, d
GS
I
S
ISD/dt
= 1.0 A
5. Pulse Test: Pulse Width v 300 ms, Duty Cycle v 2%.
6. Switching characteristics are independent of operating junction temperatures.
30 V
20 mV/°C
TJ = 25°C 1.0 TJ = 65°C 1.0 TJ = 85°C 5.0
= ±8.0 V ±100 nA
0.4 0.7 1.0 V
3.18 mV/°C
= 2.0 A 20.3 35 = 2.0 A 25.8 45 = 1.8 A 35.2 55
= 2.0 A 5.3 S
1045
115.5
45.3
12.1 13
= 15 V,
1.2
1.9
2.7
3.65
6.8
= 15 V,
= 3.0 W
12.4 26
5.1
TJ = 25°C 0.71 1.2
TJ = 125°C 0.58
15 35
= 100 A/ms,
9.0
6.0
7.0 nC
mA
mW
pF
nC
W
ns
V
ns
http://onsemi.com
2
Page 3
NTLJS4159N
TYPICAL PERFORMANCE CURVES (T
7
6
5
4
3
2
, DRAIN CURRENT (AMPS)
D
I
1 0
0621
0.03
0.025
0.02
VGS = 1.6 V to 8 V
0.5 51.5 2.5 3.5 4.5 5.5 VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 1. On−Region Characteristics Figure 2. Transfer Characteristics
VGS = 4.5 V
1.5 V
3
TJ = 100°C
TJ = 25°C
= 25°C unless otherwise noted)
J
8
TJ = 25°C
1.4 V
1.3 V
1.2 V
4
VDS ≥ 10 V
6
4
TJ = 25°C
2
, DRAIN CURRENT (AMPS)
D
I
0
0.05
0.04
0.03
TJ = 100°C
0
VGS, GATE−TO−SOURCE VOLTAGE (VOLTS)
TJ = 25°C
1
TJ = −55°C
1.5
VGS = 1.8 V
VGS = 2.5 V
20.5
2.5
3
0.015
0.01
, DRAIN−TO−SOURCE RESISTANCE (W)
0.005
DS(on)
R
1.0 ID, DRAIN CURRENT (AMPS)
TJ = −55°C
2.01.5
Figure 3. On−Resistance versus Drain Current
1.6 ID = 2 A
V
= 4.5 V
GS
1.4
1.2
1.0
(NORMALIZED)
0.8
, DRAIN−TO−SOURCE RESISTANCE
0.6
DS(on)
−50 50250−25 75 125100
R
TJ, JUNCTION TEMPERATURE (°C)
Figure 5. On−Resistance Variation with
Temperature
0.02 VGS = 4.5 V
0.01
, DRAIN−TO−SOURCE RESISTANCE (W)
0
DS(on)
R
1
ID, DRAIN CURRENT (AMPS)
2.5 5
3.0
32
46
Figure 4. On−Resistance versus Drain Current
and Gate Voltage
100000
10000
, LEAKAGE (nA)
1000
DSS
I
150
100
VGS = 0 V
TJ = 125°C
TJ = 85°C
212104
6 8 14 16 18
VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 6. Drain−to−Source Leakage Current
versus Voltage
20
http://onsemi.com
3
Page 4
NTLJS4159N
TYPICAL PERFORMANCE CURVES (T
3000
VDS = 0 V
VGS = 0 V
2400
1800
C
1200
C, CAPACITANCE (pF)
600
C
rss
iss
C
oss
0
5 5 15 20 25
010
V
GS
V
DS
GATE−TO−SOURCE OR DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
1000
VDD = 15 V ID = 3.0 A VGS = 4.5 V
100
TJ = 25°C
t
d(off)
t
f
30
= 25°C unless otherwise noted)
J
5
QT
4
V
DS
3
Q
GS
2
Q
GD
1
, GATE−TO−SOURCE VOLTAGE (VOLTS)
V
GS
0
0
48
ID = 3.0 A TJ = 25°C
12
QG, TOTAL GATE CHARGE (nC)
Figure 8. Gate−To−Source and Drain−To−Source
Voltage versus Total Charge
4
VGS = 0 V
TJ = 25°C
3
V
20
DS
, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
16
V
GS
12
8
4
0
16
t, TIME (ns)
10
1
1 10 100
RG, GATE RESISTANCE (OHMS)
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
100
See Note 2 on Page 1
10
1
SINGLE PULSE TC = 25°C TJ = 150°C
0.1
, DRAIN CURRENT (AMPS)
D
I
0.01
0.1 1 100 VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
t
r
t
d(on)
R
LIMIT
DS(on)
THERMAL LIMIT PACKAGE LIMIT
2
1
, SOURCE CURRENT (AMPS)
S
I
0
0.3
0.6
0.70.50.4
VSD, SOURCE−TO−DRAIN VOLTAGE (VOLTS)
Figure 10. Diode Forward Voltage versus Current
10 ms
100 ms
1 ms
10 ms
dc
10
0.8
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
http://onsemi.com
4
Page 5
NTLJS4159N
1000
100
EFFECTIVE TRANSIENT THERMAL RESISTANCE
10
0.1
1
D = 0.5
0.2
0.1
0.05
0.02
0.01
TYPICAL PERFORMANCE CURVES (T
P
(pk)
SINGLE PULSE
t, TIME (s)
Figure 12. Thermal Response
DUTY CYCLE, D = t1/t
= 25°C unless otherwise noted)
J
See Note 2 on Page 1
D CURVES APPLY FOR POWER PULSE TRAIN SHOWN
t
1
t
2
READ TIME AT t T
− TA = P
J(pk)
2
10.010.00001
(pk)
1
R
(t)
q
JA
100 1000100.10.0010.00010.000001
http://onsemi.com
5
Page 6
2X
2X
7X
PIN ONE
REFERENCE
0.10 C
0.10 C
0.10 C
0.08 C
6X
L
E2
K
D
D2
1
6
J
J1
BOTTOM VIEW
NTLJS4159N
PACKAGE DIMENSIONS
WDFN6, 2x2
CASE 506AP−01
ISSUE A
A
B
E
A3
A
A1
4X
e
L2
3
NOTE 5
4
b
6X
0.05 C
6X
0.05 C
C
A0.10 C
NOTE 3
SEATING PLANE
A0.10 Cb1B
B
6X
0.43
1.25
0.34
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.
MILLIMETERS
DIMAMIN MAX
0.70 0.80
A1 0.00 0.05 A3 0.20 REF
b 0.25 0.35
0.51 0.61
b1
2.00 BSC
D
1.00 1.20
D2
E
2.00 BSC
1.10 1.30
E2
e
0.65 BSC
K
0.15 REF
L
0.20 0.30
0.20 0.30
L2
J
0.27 REF
J1
0.65 REF
SOLDERMASK DEFINED
MOUNTING FOOTPRINT
2.30
1.10
1
6X
0.35
0.60
0.35
0.65
PITCH
0.66
DIMENSIONS: MILLIMETERS
mCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
NTLJS4159N/D
6
Loading...