Datasheet ntd5865n-d Datasheet

Page 1
NTD5865N
N-Channel Power MOSFET 60 V, 38 A, 18 mW
Features
• Fast Switching
• High Current Capability
• 100% Avalanche Tested
• These Devices are Pb−Free, Halogen Free and are RoHS Compliant
MAXIMUM RATINGS (T
Parameter
Drain−to−Source Voltage V
Gate−to−Source Voltage − Continuous V
Gate−to−Source Voltage
− Non−Repetitive (t
Continuous Drain Current (R
Power Dissipation (R
q
JC
Pulsed Drain Current
Operating Junction and Storage Temperature TJ, T
Source Current (Body Diode) I
Single Pulse Drain−to−Source Avalanche Energy
Lead Temperature for Soldering Purposes (1/8″ from case for 10 s)
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
)
q
JC
)
THERMAL RESISTANCE MAXIMUM RATINGS
Parameter Symbol Value Unit
Junction−to−Case (Drain)
Junction−to−Ambient − Steady State (Note 1)
1. Surface−mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces.
= 25°C unless otherwise noted)
J
< 10 ms)
p
TC = 25°C
Steady
State
TC = 100°C 24
TC = 25°C P
t
= 10 ms
p
L = 0.1 mH
Symbol Value Unit
DSS
GS
V
GS
I
D
D
I
DM
stg
S
E
AS
I
AS
T
L
R
q
JC
R
q
JA
60 V
"20 V
"30 V
38
52 W
137 A
−55 to 150
38 A
36 mJ
27 A
260 °C
2.4
42
A
°C
°C/W
http://onsemi.com
R
(BR)DSS
60 V
G
2
1
DPAK
CASE 369C
(Surface Mount)
STYLE 2
DS(on)
18 mW @ 10 V
N−CHANNEL MOSFET
4
3
MARKING DIAGRAMS
& PIN ASSIGNMENT
4
Drain
YWW5865NG
2
Drain
1
Gate
3
Source
Y = Year WW = Work Week 5865N = Device Code G = Pb−Free Package
MAX ID MAXV
D
S
38 A
4
1
2
3
IPAK
CASE 369D
(Straight Lead)
STYLE 2
4
Drain
YWW5865NG
2
1
3
Drain
Gate
Source
© Semiconductor Components Industries, LLC, 2010
May, 2010 − Rev. 0
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.
1 Publication Order Number:
NTD5865N/D
Page 2
NTD5865N
ELECTRICAL CHARACTERISTICS (T
Parameter
= 25°C unless otherwise noted)
J
Symbol Test Condition Min Typ Max Unit
OFF CHARACTERISTICS
Drain−to−Source Breakdown Voltage
Drain−to−Source Breakdown Voltage Temperature Coefficient
V
V
(BR)DSS/TJ
Zero Gate Voltage Drain Current I
Gate−to−Source Leakage Current I
(BR)DSS
DSS
GSS
VGS = 0 V, ID = 250 mA
VGS = 0 V,
V
= 60 V
DS
TJ = 25°C 1.0 mA
TJ = 150°C 100
VDS = 0 V, VGS = ±20 V ±100 nA
60 V
59.2 mV/°C
ON CHARACTERISTICS (Note 2)
Gate Threshold Voltage
Negative Threshold Temperature
V
Coefficient
Drain−to−Source On Resistance R
V
GS(TH)
GS(TH)/TJ
DS(on)
VGS = VDS, ID = 250 mA
VGS = 10 V, ID = 20 A 14 18
2.0 4.0 V
8.6 mV/°C
Forward Transconductance gFS VDS = 15 V, ID = 20 A 6.9 S
CHARGES, CAPACITANCES AND GATE RESISTANCES
Input Capacitance
Output Capacitance C
Reverse Transfer Capacitance C
Total Gate Charge Q
G(TOT)
Threshold Gate Charge Q
Gate−to−Source Charge Q
Gate−to−Drain Charge Q
Gate Resistance R
C
iss
oss
rss
G(TH)
GS
GD
G
VGS = 0 V, f = 1.0 MHz,
VDS = 25 V
VGS = 10 V, VDS = 48 V,
I
= 38 A
D
1261
136
85
23
1.5
6.7
7.7
1.5
SWITCHING CHARACTERISTICS (Note 3)
Turn−On Delay Time
t
Rise Time t
Turn−Off Delay Time t
Fall Time t
d(on)
r
d(off)
f
VGS = 10 V, VDD = 48 V,
= 38 A, R
I
D
= 2.5 W
G
10
17
20
3.5
DRAIN−SOURCE DIODE CHARACTERISTICS
Forward Diode Voltage V
Reverse Recovery Time t
Charge Time ta 17
Discharge Time tb 6
Reverse Recovery Charge Q
RR
SD
RR
VGS = 0 V,
I
= 38 A
S
VGS = 0 V, dIs/dt = 100 A/ms,
I
= 38 A
S
TJ = 25°C 0.94 1.2
TJ = 125°C 0.85
23
20 nC
2. Pulse Test: Pulse Width ≤ 300 ms, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperatures.
mW
pF
nC
W
ns
V
ns
ORDERING INFORMATION
Order Number Package Shipping
NTD5865N−1G DPAK (Straight Lead)
75 Units / Rail
(Pb−Free)
NTD5865NT4G DPAK
2500 / Tape & Reel
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
†
http://onsemi.com
2
Page 3
NTD5865N
80
VGS = 10 V
70
60
50
40
30
, DRAIN CURRENT (A)
D
20
I
10
0
012345
VDS, DRAIN−TO−SOURCE VOLTAGE (V)
TJ = 25°C
6 V
5.5 V
5.0 V
4.5 V
Figure 1. On−Region Characteristics
0.040
0.035
0.030
0.025
ID = 38 A
TJ = 25°C
80
VDS ≥ 10 V
70
60
50
40
30
20
, DRAIN CURRENT (A)
D
I
10
0
234567
VGS, GATE−TO−SOURCE VOLTAGE (V)
TJ = 25°C
TJ = 125°C
TJ = −55°C
Figure 2. Transfer Characteristics
0.018
VGS = 10 V
0.016
0.014
TJ = 25°C
0.020
0.015
, DRAIN−TO−SOURCE RESISTANCE (W)
0.010 45678910
DS(on)
R
VGS, GATE−TO−SOURCE VOLTAGE (V)
Figure 3. On−Resistance vs. Gate Voltage
2.2
ID = 38 A
2.0 VGS = 10 V
1.8
1.6
1.4
1.2
1.0
0.8
0.6
−50 −25 0 25 50 75 100 125 150
, DRAIN−TO−SOURCE RESISTANCE (NORMALIZED)
DS(on)
R
TJ, JUNCTION TEMPERATURE (°C)
Figure 5. On−Resistance Variation with
Temperature
0.012
, DRAIN−TO−SOURCE RESISTANCE (W)
0.010 5 10152025303540
DS(on)
R
ID, DRAIN CURRENT (A)
Figure 4. On−Resistance vs. Drain Current
10000
VGS = 0 V
TJ = 150°C
1000
, LEAKAGE (mA)
DSS
I
100
10 20 30 40 50 60
VDS, DRAIN−TO−SOURCE VOLTAGE (V)
TJ = 125°C
Figure 6. Drain−to−Source Leakage Current
vs. Voltage
http://onsemi.com
3
Page 4
NTD5865N
1600
1400
C
iss
VGS = 0 V
TJ = 25°C
1200
1000
800
600
400
C, CAPACITANCE (pF)
200
C
rss
0
C
oss
0 102030405060
VDS, DRAIN−TO−SOURCE VOLTAGE (V)
Figure 7. Capacitance Variation
1000
VDD = 48 V I
= 38 A
D
= 10 V
V
GS
100
10
Q
T
8
6
Q
gs
Q
gd
4
2
, GATE−TO−SOURCE VOLTAGE (V)
0
GS
V
0 5 10 15 20 25
VDS = 48 V I
= 38 A
D
T
J
Qg, TOTAL GATE CHARGE (nC)
Figure 8. Gate−to−Source vs. Total Charge
40
VGS = 0 V
35
TJ = 25°C
30
25
= 25°C
t
d(off)
t, TIME (ns)
10
t
r
t
f
t
d(on)
1
1 10 100
RG, GATE RESISTANCE (W)
Figure 9. Resistive Switching Time Variation
vs. Gate Resistance
1000
VGS = 10 V SINGLE PULSE TC = 25°C
100
10 ms
1 ms
100 ms
10
1
, DRAIN CURRENT (A)
D
I
R
DS(on)
LIMIT
THERMAL LIMIT
0.1
PACKAGE LIMIT
0.1 1 10 100
V
, DRAIN−TO−SOURCE VOLTAGE (V)
DS
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
10 ms
dc
20
15
10
, SOURCE CURRENT (A)
S
I
5
0
0.50 0.55 0.60 0.65 0.70 0.75 0.80 0.85 0.90 0.95
VSD, SOURCE−TO−DRAIN VOLTAGE (V)
Figure 10. Diode Forward Voltage vs. Current
40
35
ID = 27 A
30
25
20
15
10
AVALANCHE ENERGY (mJ)
5
0
25 50 75 100 125 150
TJ, STARTING JUNCTION TEMPERATURE
Figure 12. Maximum Avalanche Energy versus
Starting Junction Temperature
http://onsemi.com
4
Page 5
NTD5865N
10
Duty Cycle = 0.5
1
0.1
THERMAL RESISTANCE
(°C/W) EFFECTIVE TRANSIENT
0.01
JC(t)
q
0.000001 0.00001 0.0001 0.001 0.01 0.1 1
R
0.2
0.1
0.05
0.02
0.01
SINGLE PULSE
t, PULSE TIME (s)
Figure 13. Thermal Response
http://onsemi.com
5
Page 6
NTD5865N
PACKAGE DIMENSIONS
DPAK (SINGLE GUAGE)
CASE 369AA−01
ISSUE A
NOTES:
SEATING
−T−
PLANE
B
V
S
R
4
123
A
H
C
E
Z
U
F
J
L
D
2 PL
0.13 (0.005) T
M
SOLDERING FOOTPRINT*
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
DIM MIN MAX MIN MAX
A 0.235 0.245 5.97 6.22 B 0.250 0.265 6.35 6.73 C 0.086 0.094 2.19 2.38 D 0.025 0.035 0.63 0.89 E 0.018 0.024 0.46 0.61 F 0.030 0.045 0.77 1.14 H 0.386 0.410 9.80 10.40 J 0.018 0.023 0.46 0.58 L 0.090 BSC 2.29 BSC R 0.180 0.215 4.57 5.45 S 0.024 0.040 0.60 1.01 U 0.020 −−− 0.51 −−− V 0.035 0.050 0.89 1.27 Z 0.155 −−− 3.93 −−−
STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN
MILLIMETERSINCHES
6.20
0.244
2.58
3.0
0.118
0.101
5.80
0.228
1.6
0.063
SCALE 3:1
6.172
0.243
ǒ
inches
mm
Ǔ
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
6
Page 7
NTD5865N
PACKAGE DIMENSIONS
IPAK−3 (SINGLE GAUGE)
CASE 369D−01
ISSUE B
V
S
−T−
SEATING PLANE
F
B
R
4
123
G
A
K
3 PL
D
0.13 (0.005) T
C
E
J
H
M
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
Z
DIM MIN MAX MIN MAX
A 0.235 0.245 5.97 6.35 B 0.250 0.265 6.35 6.73 C 0.086 0.094 2.19 2.38 D 0.027 0.035 0.69 0.88 E 0.018 0.023 0.46 0.58 F 0.037 0.045 0.94 1.14
0.090 BSC 2.29 BSC
G H 0.034 0.040 0.87 1.01
J 0.018 0.023 0.46 0.58 K 0.350 0.380 8.89 9.65 R 0.180 0.215 4.45 5.45 S 0.025 0.040 0.63 1.01 V 0.035 0.050 0.89 1.27 Z 0.155 −−− 3.93 −−−
STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN
MILLIMETERSINCHES
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
NTD5865N/D
7
Loading...