Datasheet NTD4804N Datasheet (ON Semiconductor)

Page 1
NTD4804N
)
)
e
Power MOSFET
30 V, 117 A, Single N−Channel, DPAK/IPAK
Features
• Low Capacitance to Minimize Driver Losses
• Optimized Gate Charge to Minimize Switching Losses
• These are Pb−Free Devices
Applications
• CPU Power Delivery
• DC−DC Converters
• Low Side Switching
MAXIMUM RATINGS (T
Drain−to−Source Voltage V Gate−to−Source Voltage V
Continuous Drain Current (R
Power Dissipation (R
) (Note 1)
q
JA
Continuous Drain Current (R
Power Dissipation (R
) (Note 2)
q
JA
Continuous Drain Current (R (Note 1)
Power Dissipation (R
) (Note 1)
q
JC
Pulsed Drain Current Current Limited by Package TA = 25°C I Operating Junction and Storage Temperature TJ, T
Source Current (Body Diode) I Drain to Source dV/dt dV/dt 6.0 V/ns Single Pulse Drain−to−Source Avalanche
Energy (VDD = 24 V, VGS = 10 V, L = 1.0 mH, I
Lead Temperature for Soldering Purpos es (1/8″ from case for 10 s)
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
to Minimize Conduction Losses
DS(on)
= 25°C unless otherwise noted)
J
Parameter Symbol Value Unit
DSS
GS
) (Note 1
q
JA
) (Note 2
q
JA
)
q
JC
= 30 A, RG = 25 W)
L(pk)
Steady
State
tp=10ms
TA = 25°C TA = 85°C 15 TA = 25°C P
TA = 25°C TA = 85°C 11 TA = 25°C P
TC = 25°C TC = 85°C 91 TC = 25°C P
TA = 25°C I
I
D
D
I
D
D
I
D
D
DM
DmaxPkg
stg
S
E
AS
T
L
30 V
"20 V
19
2.5 W
14.5
1.43 W
117
93.75 W
230 A
45 A
− 55 to 175
78 A
450 mJ
260 °C
A
A
A
°C
http://onsemi.com
(BR)DSS
30 V
G
2
1
3
CASE 369C
DPAK
(Bent Lead)
STYLE 2
DS(on)
4.0 mW @ 10 V
5.5 mW @ 4.5 V
D
4
CASE 369AD
3 IPAK
(Straight Lead)
MAX
S
ID MAXV
117 A
N−Channel
4
1
2
3
CASE 369D
IPAK
(Straight Lead
DPAK)
R
MARKING DIAGRAMS
& PIN ASSIGNMENTS
Gate
1
4
Drain
YWW4804NG
2
3
Drain
Sourc
Drain
YWW4804NG
Drain
1
Gate
1
Gate
4
Drain
YWW4804NG
2
Drain
4
2
3
Source
Y = Year WW = Work Week 4804N = Device Code G = Pb−Free Package
3
Source
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.
© Semiconductor Components Industries, LLC, 2007
February, 2007 − Rev. 4
1 Publication Order Number:
NTD4804N/D
Page 2
NTD4804N
THERMAL RESISTANCE MAXIMUM RATINGS
Parameter Symbol Value Unit
Junction−to−Case (Drain) Junction−to−TAB (Drain) Junction−to−Ambient − Steady State (Note 1) Junction−to−Ambient − Steady State (Note 2)
R
q
R
q
JC
JC−TAB
R
q
JA
R
q
JA
1. Surface−mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
2. Surface−mounted on FR4 board using the minimum recommended pad size.
ELECTRICAL CHARACTERISTICS (T
= 25°C unless otherwise noted)
J
Parameter Symbol Test Condition Min Typ Max Unit
OFF CHARACTERISTICS
Drain−to−Source Breakdown Voltage V Drain−to−Source Breakdown Voltage
V
(BR)DSS
(BR)DSS/TJ
VGS = 0 V, ID = 250 mA
30 V
Temperature Coefficient
Zero Gate Voltage Drain Current I
Gate−to−Source Leakage Current I
DSS
GSS
VGS = 0 V,
VDS = 24 V
VDS = 0 V, VGS = "20 V "100 nA
TJ = 25°C 1.0 mA
TJ = 125°C 10
ON CHARACTERISTICS (Note 3)
Gate Threshold Voltage V Negative Threshold Temperature
V
GS(TH)
GS(TH)/TJ
VGS = VDS, ID = 250 mA
1.5 2.5 V
Coefficient
Drain−to−Source On Resistance R
DS(on)
VGS = 10 to 11.5 V
ID = 30 A 3.4 4.0 mW ID = 15 A 3.4
VGS = 4.5 V
ID = 30 A 4.7 5.5 ID = 15 A 4.6
Forward Transconductance gFS VDS = 15 V, ID = 15 A 23 S
CHARGES AND CAPACITANCES
Input Capacitance C Output Capacitance C Reverse Transfer Capacitance C Total Gate Charge Q Threshold Gate Charge Q Gate−to−Source Charge Q Gate−to−Drain Charge Q Total Gate Charge Q
iss
oss
rss
G(TOT)
G(TH)
GS GD
G(TOT)
VGS = 0 V, f = 1.0 MHz,
VDS = 12 V
VGS = 4.5 V, VDS = 15 V,
ID = 30 A
VGS = 11.5 V, VDS = 15 V,
4490
ID = 30 A
SWITCHING CHARACTERISTICS (Note 4)
Turn−On Delay Time t Rise Time t Turn−Off Delay Time t Fall Time t Turn−On Delay Time t Rise Time t Turn−Off Delay Time t Fall Time t
d(on)
r
d(off)
f
d(on)
r
d(off)
f
VGS = 4.5 V, VDS = 15 V,
ID = 15 A, R
= 3.0 W
G
VGS = 11.5 V, VDS = 15 V,
ID = 15 A, R
= 3.0 W
G
3. Pulse Test: Pulse Width ≤ 300 ms, Duty Cycle ≤ 2%.
4. Switching characteristics are independent of operating junction temperatures.
1.6
3.5 60
105
26 mV/°C
7.6 mV/°C
952 556
30 40
5.5 13 13 73 nC
18 20 24
8 10 19 35
5
°C/W
pF
nC
ns
ns
http://onsemi.com
2
Page 3
NTD4804N
,
ELECTRICAL CHARACTERISTICS (T
= 25°C unless otherwise noted)
J
Parameter Symbol Test Condition Min Typ Max Unit
DRAIN−SOURCE DIODE CHARACTERISTICS
Forward Diode Voltage V
SD
VGS = 0 V,
IS = 30 A
Reverse Recovery Time t Charge Time ta 19
RR
VGS = 0 V, dIs/dt = 100 A/ms
Discharge Time tb 15 Reverse Recovery Time Q
RR
TJ = 25°C 0.81 1.2
TJ = 125°C 0.72
IS = 30 A
PACKAGE PARASITIC VALUES
Source Inductance L Drain Inductance, DPAK L Drain Inductance, IPAK L Gate Inductance L Gate Resistance R
S D D G G
TA = 25°C
34
30 nC
2.49
0.0164
1.88
3.46
0.6
V
ns
nH
W
http://onsemi.com
3
Page 4
NTD4804N
TYPICAL PERFORMANCE CURVES
240
200
160
120
80
, DRAIN CURRENT (AMPS)
D
40
I
0
0521
VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
10 V
6 V
Figure 1. On−Region Characteristics Figure 2. Transfer Characteristics
0.010
0.009
0.008
0.007
0.006
0.005
0.004
, DRAIN−TO−SOURCE RESISTANCE (W)
0.003
DS(on)
24
R
VGS, GATE−TO−SOURCE VOLTAGE (VOLTS)
Figure 3. On−Resistance vs. Gate−to−Source
TJ = 25°C
4.5 V
4 V
3.6 V
3.2 V
3
610
4 10
ID = 30 A TJ = 25°C
8
240
VDS ≥ 10 V
200
160
120
80
, DRAIN CURRENT (AMPS)
D
40
I
0
VGS, GATE−TO−SOURCE VOLTAGE (VOLTS)
0.01 TJ = 25°C
0.0075
0.005
0.0025
, DRAIN−TO−SOURCE RESISTANCE (W)
0
DS(on)
10
R
Figure 4. On−Resistance vs. Drain Current and
Voltage
TJ = 125°C
TJ = 25°C
TJ = −55°C
23
VGS = 11.5 V
30 4020
ID, DRAIN CURRENT (AMPS)
45
VGS = 4.5 V
50
60
Gate Voltage
70
80
7
6
90
100
1.7 ID = 30 A
1.6
1.5
1.4
1.3
1.2
1.1
1.0
(NORMALIZED)
0.9
, DRAIN−TO−SOURCE RESISTANCE
0.8
0.7
DS(on)
R
V
= 10 V
GS
−50 50250−25 75 125100 TJ, JUNCTION TEMPERATURE (°C)
Figure 5. On−Resistance Variation with
Temperature
100,000
10,000
, LEAKAGE (nA)
1000
DSS
I
150
175
100
http://onsemi.com
4
VGS = 0 V
TJ = 175°C
TJ = 125°C
151005
VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 6. Drain−to−Source Leakage Current
vs. Drain Voltage
20
Page 5
NTD4804N
6000
)
t, TIME (ns)
.0
5
TYPICAL PERFORMANCE CURVES
C
iss
TJ = 25°C
5000
4000
3000
2000
C
rss
C
iss
C, CAPACITANCE (pF)
20
C
oss
C
rss
1000
GS
VGS = 0 VVDS = 0 V
V
DS
0
15 0 10 15 25
55 V
GATE−TO−SOURCE OR DRAI N−TO−SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
1000
VDD = 15 V ID = 30 A VGS = 11.5 V
100
10
t
d(off)
t
d(on)
t
r
t
f
Q
T
4
Q
1
Q
2
3
2
1
ID = 30 A TJ = 25°C
0
V
, GATE−TO−SOURCE VOLTAGE (VOLTS
GS
0
105
20
25
3015
QG, TOTAL GATE CHARGE (nC)
3010
Figure 8. Gate−To−Source and Drain−To−Source
Voltage vs. Total Charge
30
VGS = 0 V
TJ = 25°C
25
20
15
10
1
1 10 100
RG, GATE RESISTANCE (OHMS)
Figure 9. Resistive Switching Time
Variation vs. Gate Resistance
1000
100
VGS = 20 V
10
, DRAIN CURRENT (AMPS)
D
I
1
SINGLE PULSE TC = 25°C
R
LIMIT
DS(on)
THERMAL LIMIT PACKAGE LIMIT
0.1 1 100
10
VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS)
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
10 ms
100 ms
1 ms
10 ms
dc
, SOURCE CURRENT (AMPS)
5
S
I
0
0
0.2 0.4 1
VSD, SOURCE−TO−DRAIN VOLTAGE (VOLTS)
Figure 10. Diode Forward Voltage vs. Current
500
400
300
200
100
AVALANCHE ENERGY (mJ)
0
25
EAS, SINGLE PULSE DRAIN−TO−SOURCE
50 75 175
TJ, JUNCTION TEMPERATURE (°C)
Figure 12. Maximum Avalanche Energy vs.
Starting Junction Temperature
0.6 0.8
100 125
ID = 30 A
150
http://onsemi.com
5
Page 6
100
10
, DRAIN CURRENT (AMPS)
D
I
NTD4804N
TYPICAL PERFORMANCE CURVES
25°C
125°C
100°C
1.0
D = 0.5
0.05
0.1
0.02
(NORMALIZED)
0.01
r(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE
0.2
0.1
0.01
SINGLE PULSE
1
10
10001 100
PULSE WIDTH (ms)
Figure 13. Avalanche Characteristics
P
(pk)
R
q
JC
(t) = r(t) R
q
JC
D CURVES APPLY FOR POWER PULSE TRAIN SHOWN
t
1
t
2
DUTY CYCLE, D = t1/t
READ TIME AT t T
− TC = P
J(pk)
2
(pk)
1
R
(t)
q
JC
1.0E+00 1.0E+011.0E−011.0E−021.0E−031.0E−041.0E−05
t, TIME (ms)
Figure 14. Thermal Response
ORDERING INFORMATION
Order Number Package Shipping
NTD4804NT4G DPAK
(Pb−Free)
NTD4804N−1G IPAK
(Pb−Free)
2500/Tape & Reel
75 Units/Rail
NTD4804N−35G IPAK Trimmed Lead
(3.5 " 0.15 mm)
75 Units/Rail
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
†
http://onsemi.com
6
Page 7
NTD4804N
PACKAGE DIMENSIONS
DPAK
CASE 369C−01
ISSUE O
NOTES:
SEATING
−T−
PLANE
B
V
S
R
4
A
123
K
F
L
D
2 PL
G
0.13 (0.005) T
C
E
Z
U
J
H
M
SOLDERING FOOTPRINT*
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
DIM MIN MAX MIN MAX
A 0.235 0.245 5.97 6.22 B 0.250 0.265 6.35 6.73 C 0.086 0.094 2.19 2.38 D 0.027 0.035 0.69 0.88 E 0.018 0.023 0.46 0.58 F 0.037 0.045 0.94 1.14 G 0.180 BSC 4.58 BSC H 0.034 0.040 0.87 1.01
J 0.018 0.023 0.46 0.58 K 0.102 0.114 2.60 2.89 L 0.090 BSC 2.29 BSC R 0.180 0.215 4.57 5.45 S 0.025 0.040 0.63 1.01 U 0.020 −−− 0.51 −−− V 0.035 0.050 0.89 1.27 Z 0.155 −−− 3.93 −−−
MILLIMETERSINCHES
6.20
0.244
3.0
0.118
2.58
0.101
5.80
0.228
1.6
0.063
SCALE 3:1
6.172
0.243
mm
ǒ
inches
Ǔ
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
7
Page 8
T
SEATING PLANE
L2
L1
NTD4804N
PACKAGE DIMENSIONS
3.5 MM IPAK, STRAIGHT LEAD
CASE 369AD−01
ISSUE O
E
E3
D
L
b1
e
2X
b
3X
M
0.13 T
A1
A
A1
E2
D2
A2
E2
D2
NOTES:
1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2.. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
0.30mm FROM TERMINAL TIP.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.
MILLIMETERS
DIM MIN MAX
A 2.19 2.38 A1 0.46 0.60 A2 0.87 1.10
b 0.69 0.89
b1 0.77 1.10
D 5.97 6.22 D2 4.80 −−−
E 6.35 6.73 E2 4.70 −−− E3 4.45 5.46
e 2.28 BSC
L 3.40 3.60 L1 −−− 2.10 L2 0.89 1.27
OPTIONAL
CONSTRUCTION
IPAK (STRAIGHT LEAD DPAK)
CASE 369D−01
ISSUE B
B
V
S
R
4
A
123
−T−
SEATING PLANE
K
F
D 3 PL
G
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
0.13 (0.005) T
C
E
Z
J
H
M
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
DIM MIN MAX MIN MAX
A 0.235 0.245 5.97 6.35 B 0.250 0.265 6.35 6.73 C 0.086 0.094 2.19 2.38 D 0.027 0.035 0.69 0.88
E 0.018 0.023 0.46 0.58 F 0.037 0.045 0.94 1.14
0.090 BSC 2.29 BSC
G H 0.034 0.040 0.87 1.01
J 0.018 0.023 0.46 0.58 K 0.350 0.380 8.89 9.65 R 0.180 0.215 4.45 5.45
S 0.025 0.040 0.63 1.01
V 0.035 0.050 0.89 1.27
Z 0.155 −−− 3.93 −−−
STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN
MILLIMETERSINCHES
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
8
ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
NTD4804N/D
Loading...