nRF0433 is a true single chip UHF transceiver designed to operate in the 433MHz
ISM (Industrial, Scientific and Medical) frequency band. It features Frequency Shift
Keying (FSK) modulation and demodulation capability. nRF0433 operates at bit rates
up to 9600 bit/s. Transmit power can be adjusted to a maximum of 10dBm. It features
a differential antenna interface and an internal transmit/receive switch. nRF0433
operates from a single +5V DC supply.
As a primary application, nRF0433 is intended for design of UHF transceivers in
compliance with the European Telecommunication Standard Institute (ETSI)
specification EN 300 220-1 V1.2.1.
QUICK REFERENCE DATA
ParameterValueUnit
Frequency433.936MHz
ModulationFSK
Frequency deviation
Max. RF output power @ 400Ω
Sensitivity @ 400Ω, BR=1200 bps, BER<10
Maximum baud rate9600bit/s
Supply voltage DC5V
Receive supply current23mA
Transmit supply current @ -2 dBm RF output power33mA
-3
±15
10dBm
-103dBm
kHz
Table 1. nRF0433 quick reference data.
ORDERING INFORMATION
Type numberDescriptionVersion
nRF0433-IC20 pin SOICi-2
nRF0433-EVKITEvaluation kit with nRF0433 IC on boarde-2
The time from power is switched on until the synthesised frequency is stable is the
power up time, ton. ton is 75 ms for nRF0433. Power up time can be reduced if a stable
4MHz reference signal (eg. from the driver pin of an active micro-controller) is
available at the XC1 input when powering up the transceiver. In this case ton is 7.5 ms.
Figure 4 shows a circuit diagram of a typical application. Note that these times may
vary depending on the crystal used.
XC2
controller
X1X2
4.0 MHz
C1
(22pF)
micro
CS
5.6pF
C2
(22pF)
R
8.2M
nRF0433
XC1
Figure 4. nRF0433 with an external reference oscillator (example).
Power up in transmit-mode
To avoid spurious emission outside the ISM-band during power-up of nRF0433, the
TXEN-input must be kept low until the synthesised frequency is stable (ton),
see figure 5.
When enabling transmit-mode, no data should be transmitted before the TXEN-input
has been high for at least 3ms (t
During power up in receive mode, the receiver can not receive data until the VDD pins
have been stable at 5V (±5%) for at least 75ms (ton). If an external reference oscillator
is used (figure 4), the receiver may receive data after 7.5ms.
Switching TX ↔↔ RX
The receiver may not receive data before the TXEN-input has been low for at least
3ms.
No data should be transmitted before the TXEN-input has been high for at least 3ms.
The ANT1 and ANT2 pins provide RF input to the LNA when nRF0433 is in receive
mode, and RF output from the PA when nRF0433 is in transmit mode. The antenna
connection to nRF0433 is differential and the recommended impedance at the antenna
port is 400Ω.
Figure 7 shows a typical application schematic with a differential loop antenna on a
Printed Circuit Board (PCB). If a single ended 50Ω antenna is preferred, the most
convenient solution is to connect the antenna to nRF0433 using an 8:1 impedance
transformer as a balun, see figure 6a). The transformer must have a centre tap at the
primary side (primary side connected to the ANT1/ANT2 pins), as explained below.
The output stage (PA) consists of two open collector transistors in a differential pair
configuration. +5V DC to the PA must be supplied through the collector load. When
connecting a differential loop antenna to the ANT1/ANT2 pins, +5V DC should be
supplied through the centre of the loop antenna as shown in figure 7. When using an
8:1 impedance transformer as a balun, +5V DC to the PA should be supplied through
the centre tap at the primary side of the transformer as shown in figure 6a).
A single ended antenna can also be connected to nRF0433 by using the differential to
single ended matching network as shown in figure 6b). The layout of these matching
networks is critical, see application note nAN400-04, “nRF0433 RF and antenna
nRF0433
ANT1
ANT2
82nH
+5V
a)
100pF
1
2
3
RF in/out 50 ohm
5
nRF0433
4
+5V
100pF
100nH
ANT1
5.6pF
22nH
2.2pF
ANT2
5.6pF
b)
Figure 6. Connection of nRF0433 to single ended antenna by using a) a balun or
b) a differential to single ended matching network.
RF output power
Output power is set by the external bias resistor R3 connected between RF_PWR and
+5V as shown in figure 7. The RF output power can be set to one of four levels as
shown in table 5.
Output power and DC power supply current versus external bias resistor value is
shown in table 5 for a differential load of 400Ω.
Bias resistor connected
between VDD and RF_PWR
[kΩΩ]
1000 / Open1046
150437
100-233
68-1231
RF output power
@ 400ΩΩ, differential
[dBm]
Power supply current,
I
DD
[mA]
Table 5. RF output power settings.
PLL loop filter
The PLL synthesizer loop filter is an external, single-ended second order lag/lead filter.
The recommended filter component values are: C1 = 270 pF, C2 =5.6 nF, R1 = 27 kΩ.
VCO inductor
The on-chip voltage controlled oscillator (VCO) needs an external 22nH inductor
connected between the VCO1 and VCO2 pins to operate. This inductor should be a
high quality chip inductor, Q > 45 @ 433 MHz, with a maximum tolerance of ± 3%,
see table 6. See also page 9 for PCB layout guidelines.
Table 6. Vendors and part. no. for suitable 22nH inductors.
Transmit/receive mode selection
TXEN is a digital input for selection of transmit or receive mode.
TXEN = “1” selects transmit mode.
TXEN = “0” selects receive mode.
DIN (data input) and D
(data output)
OUT
The DIN pin is the input to the digital modulator of the transmitter. The input signal to
this pin should be standard CMOS logic level at data rates up to 9600 bit/s.
The demodulated digital output data appear at the DOUT pin at standard CMOS logic
levels. f0 + ∆f → “1”, f0 - ∆f → “0”.
Frequency difference between transmitter and receiver
For optimum performance, the total frequency difference between transmitter and
receiver should not exceed 70 ppm (30 kHz). This yields a crystal stability requirement
of +/- 35 ppm for the transmitter and receiver. Additional frequency difference will
result in a -12dB/octave drop in receiver sensitivity. The functional window of the
transmission link is typically 450 ppm (200 kHz).
Example: A crystal with +/- 20 ppm frequency tolerance and +/- 25 ppm frequency
stability over temperature (-25C to +75C) has a worst case frequency difference of 45
ppm. If the transmitter and receiver operate in different temperature environments, the
resulting worst-case frequency difference may be as high as 90 ppm. Resulting drop in
sensitivity due to the extra 20 ppm, is then approx. 5dB.
PCB layout and decoupling guidelines
A well-designed PCB is necessary to achieve good RF performance. A PCB with a
minimum of two layers inclusive a ground plane is recommended for optimum
performance.
The nRF0433 +5V DC supply voltage should be decoupled as close as possible to the
VDD pins with a high performance RF capacitor (e.g. 100 pF ceramic). It is preferable
to mount a large surface mount capacitor (e.g. 2.2 µF ceramic) in parallel with the
smaller value capacitors. The nRF0433 supply voltage should be filtered separately
from the supply voltages of any digital circuitry.
Long power supply lines on the PCB should be avoided. All device grounds, VDD
connections and VDD bypass capacitors must be connected as close as possible to the
IC package. For a PCB with a topside RF ground plane, the VSS pins should be
connected directly to the ground plane. For a PCB with a bottom ground plane, the
best technique to connect the VSS pins to ground, is to have via holes in, or close to
the VSS pad.
Full swing digital data or control signals should not be routed close to the PLL loop
filter and the external VCO inductor.
The VCO inductor placement is important. The optimum placement of the VCO
inductor gives a PLL loop filter voltage of 1.25 +/- 0.5 V. For a 0805 size inductor the
length between the centre of the VCO1(2) pad and the centre of the inductor pad
should be 2.5 mm, see figure 8 (layout, top view).
PCB layout example
Figure 8 shows a PCB layout example for the application schematic in Figure 7.
A double-sided FR-4 board of 1.6mm thickness is used. This PCB has a continuous
ground plane on the bottom layer. Additionally, there are ground areas on the
component side of the board to ensure sufficient grounding of critical components. A
large number of via holes connect the top layer ground areas to the bottom layer
ground plane. There is no ground plane behind the antenna.
For more layout information, please refer to application note nAN400-04,
“nRF0433 RF and antenna layout”.
Stress above one or more of the limiting values may cause permanent damage to the device. These are stress
ratings only and operation of the device at these or at any other conditions above those given in the
Specifications sections of the specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information
Where application information is given, it is advisory and does not form part of the specification.
Nordic VLSI ASA reserves the right to make changes without further notice to the
product to improve reliability, function or design. Nordic VLSI does not assume any
liability arising out of the application or use of any product or circuits described herein.
This datasheet contains target specifications for product development.
This datasheet contains preliminary data; supplementary data may be
published from Nordic VLSI ASA later.
reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
Table 8. Definitions.
LIFE SUPPORT APPLICATIONS
These products are not designed for use in life support appliances, devices, or systems
where malfunction of these products can reasonably be expected to result in personal
injury. Nordic VLSI ASA customers using or selling these products for use in such
applications do so at their own risk and agree to fully indemnify Nordic VLSI ASA for
any damages resulting from such improper use or sale.
Product specification: Revision Date: 29.02.2000.
Datasheet order code: 290200-nRF0433.
All rights reserved ®. Reproduction in whole or in part is prohibited without the prior
written permission of the copyright holder.