Datasheet N-170C1-L02 Datasheet (Chi Mei Optoelectronics)

www.jxlcd.com

www.jxlcd.com

- CONTENTS -

REVISION HISTORY

1. GENERAL DESCRIPTION

1.1 OVERVIEW

1.2 FEATURES

1.3 APPLICATION

1.4 GENERAL SPECIFICATIONS

1.5 MECHANICAL SPECIFICATIONS

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

2.2.2 BACKLIGHT UNIT

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

3.2 BACKLIGHT UNIT

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

4.2 BACKLIGHT UNIT

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

5.2 BACKLIGHT UNIT

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL

5.4 COLOR DATA INPUT ASSIGNMENT

5.5 EDID CODE DATA STRUCTURE

EDID SIGINAL SPECIFICATION

5.6

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

6.2 POWER ON/OFF SEQUENCE

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

7.2 OPTICAL SPECIFICATIONS

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

8.2 SAFETY PRECAUTIONS

9. PACKING

9.1 CARTON

9.2 PALLET

10. DEFINITION OF LABELS
10

.1 CMO MODULE LABEL

10.2 CMO CARTON LABEL

www.jxlcd.com

www.jxlcd.com

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

------------------------------------------------------- 3

------------------------------------------------------- 4

------------------------------------------------------- 5

------------------------------------------------------- 6

------------------------------------------------------- 11

------------------------------------------------------- 12

------------------------------------------------------- 15

------------------------------------------------------- 17

------------------------------------------------------- 21

------------------------------------------------------- 22

------------------------------------------------------- 24

2 / 28

Version 2.0

Version Date

Ver 1.1

Ver 2.0

June 24,2005

July 21,2005

www.jxlcd.com

www.jxlcd.com

Page

(New)

All

P5

P8

P11

P21

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

REVISION HISTORY

Section Description

All

Preliminary Specification V1.1 was first issued

2.2

3.2

5.1

7.2

Change the BL Max lamp current from 7.0 mA to 6.5mA

Change BL Power consumption from 9.42W to 9.12W

“Connector part no” delete “Equivalent”

Change the “definition of Average Luminance of White (L

points” to “Center point”

Change the contrast typical value from 600 to 550; min value from 450

to 400

Rx change from 0.644 to 0.643

Ry change from 0.348 to 0.349

Gx change from 0.285 to 0.283

By change from 0.072 to 0.074

)” from “5

AVE

3 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N170C1 - L02 is a 17.0” TFT Liquid Crystal Display module with two CCFLs Backlight unit and 30 pins

LVDS interface. This module supports 1440 x 900 Wide-XGA mode and can display 262,144 colors. The

optimum viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Thin and High Brightness

- WXGA (1440 x 900 pixels) resolution

- DE only mode

- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2 pixel/clock

- 2 CCFLs

Approval

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATI0NS

Item Specification Unit Note
Active Area 367.2 (H) x 229.5 (V) (17.0” diagonal) mm
Bezel Opening Area 371.2 (H) x 233.5 (V) mm
Driver Element a-si TFT active matrix - ­Pixel Number 1440 x R.G.B. x 900 pixel ­Pixel Pitch 0.255 (H) x 0.255 (V) mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 262,144 color ­Transmissive Mode Normally white - ­Surface Treatment Hard coating (2H), Glare Type - -

1.5 MECHANICAL SPECIFICATIONS

Module Size

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

www.jxlcd.com

www.jxlcd.com

Item Min. Typ. Max. Unit Note

Horizontal (H) 381.7 382.2 382.7 mm
Vertical (V) 246.3 246.8 247.3 mm
Depth (D) --- 9.7~8.3 10.0~8.6 mm

Weight --- 950 980 g -

(1)

(1)

4 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol

Storage Temperature TST -20 +60 ºC (1)
Storage Humidity HST 5 90 (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Operating Humidity HOP 20 90 (1)
Shock (Non-Operating) HST - 200 G (3), (5)
Vibration (Non-Operating) V

Note (1) Temperature and relative humidity range is shown below.

(a) 90 %RH Max. (Ta ≦ 40 ºC).

(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

(c) No condensation.

Note (2) The ambient temperature means the temperature of panel surface.

- 1.5 G (4), (5)

NOP

Min. Max.

Value

Unit Note

Note (3) 2ms, half sine wave, 1 times for ± X, ± Y, ± Z.

Note (4)10 ~ 500 Hz, 30 min/cycle,1cycles for each X, Y, Z axis. The fixing condition is shown as below:

Side Mount Fixing Screw

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V

www.jxlcd.com

www.jxlcd.com

so that the module would not be twisted or bent by the fixture.

Item Symbol

gap=2mm

Bracket

Min. Max.

LCD Module

Side Mount Fixing Screw

Stage

Value

Unit Note

(1)

2.2.2 BACKLIGHT UNIT

Item Symbol

Lamp Voltage VL
Lamp Current IL
Lamp Frequency FL

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

Version 2.0

Min. Max.

－
－
－

Value

5 / 28

Unit Note

2.5K V

6.5 mA
80 KHz

(1), (2), IL = 6.0 mA

RMS

RMS

(1), (2)

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE Ta = 25 ± 2 ºC

Parameter Symbol

Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V ­Ripple Voltage VRP 50 mV ­Rush Current I

Power Supply Current

Logical Input Voltage

White 450 480 mA (3)a
Black
“H” Level VIL +100 mV ­“L” Level V

0.5 A (2)

RUSH

Lcc

-100 mV -

IH

570 600 mA (3)b

Terminating Resistor RT 100 Ohm

Note (1) The module should be always operated within above ranges.

Value

Unit Note

Note (2) Measurement Conditions:

:

+3.3V

R1

47K

(High to Low)

www.jxlcd.com

(Control Signal)

SW

www.jxlcd.com

+12V

C1

1uF

VR1

R2

1K

47K

Vcc rising time is 470us

Q1 2SK1475

C2

0.01uF

Q2

2SK1470

FUSE

C3

1uF

Vcc

(LCD Module Input)

+3.3V

0.9Vcc

0.1Vcc

GND

470us

6 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, fv = 60

Hz, whereas a power dissipation check pattern below is displayed.

Approval

a. White Pattern

Active Area

www.jxlcd.com

www.jxlcd.com

b. Black Pattern

Active Area

7 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC

Parameter Symbol

Lamp Input Voltage VL (680) (760) (840) V
Lamp Current IL 2.0 6.0 6.5 mA

Lamp Turn On Voltage VS

Operating Frequency FL 50
Lamp Life Time LBL (12,000)
Power Consumption PL

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:

Min. Typ. Max.

－ －
－ －

－

Value

(1620) (25

(1900) (0

－
－ －

(9.12)

Unit Note

I

RMS

o

C) V

o

C) V

80 KHz (3)

－

RMS

(2)

RMS

(2)

RMS

Hrs (5)

W (4), IL = 6.0 mA

= 6.0 mA

L

(1)

Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.

Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the

display, and this may cause line flow on the display. In order to avoid interference, the lamp

frequency should be detached from the horizontal synchronous frequency and its harmonics as far

www.jxlcd.com

www.jxlcd.com

as possible.

Note (4) P

Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition

Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the

= IL ×VL x2

L

Ta = 25 ±2

(a) When the brightness becomes or lower than 50% of its original value.

(b) When the effective ignition length becomes or lower than 80% of its original value. (Effective

ignition length is defined as an area that has less than 70% brightness compared to the

brightness in the center point.)

inverter must have specifications for the modularized lamp. The performance of the Backlight,

o

C and IL = 6.0 mArms until one of the following events occurs:

such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for

the lamp. All the parameters of an inverter should be carefully designed to avoid generating too

much current leakage from high voltage output of the inverter. When designing or ordering the

inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the

inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module

should be operated in the same manners when it is installed in your instrument.

8 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

The output of the inverter must have symmetrical (negative and positive) voltage waveform and

symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter,

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may

produce interface with horizontal synchronous frequency and as a result this may cause beat on the

display. Therefore lamp frequency shall be as away possible from the horizontal synchronous

frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a

better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its

leakage current.

a. The asymmetry rate of the inverter waveform should be 10% below;

b. The distortion rate of the waveform should be within √2 ± 10%;

c. The ideal sine wave form shall be symmetric in positive and negative polarities.

* Asymmetry rate:

I p

I -p

www.jxlcd.com

www.jxlcd.com

| I

* Distortion rate

I

– I –p | / I

p

(or I –p) / I

p

rms

rms

* 100%

9 / 28

Version 2.0

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE

Display

Data

Vcc

GND

Data

CLK

V

EDID

EDID

EDID

INPUT CONNECTOR

VL

LAMP CONNECTOR

LVDS INPUT /

TIMING CONTROLLER

DC/DC CONVERTER &

REFERENCE VOLTAGE

GENERATOR

EDID

EEPROM

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

SCAN DRIVER IC

TFT LCD PANEL

DATA DRIVER IC

BACKLIGHT UNIT

Approval

4.2 BACKLIGHT UNIT

www.jxlcd.com

www.jxlcd.com

10 / 28

Version 2.0

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin Symbol Description Polarity Remark

1 Vss Ground
2 Vcc Power Supply +3.3 V (typical)
3 Vcc Power Supply +3.3 V (typical)
4 V
5 NC Non-Connection
6 CLK
7 DATA
8 RXO0- LVDS Differential Data Input (Odd) Negative

9 RXO0+ LVDS Differential Data Input (Odd) Positive
10 Vss Ground
11 RXO1- LVDS Differential Data Input (Odd) Negative
12 RXO1+ LVDS Differential Data Input (Odd) Positive
13 Vss Ground
14 RXO2- LVDS Differential Data Input (Odd) Negative
15 RXO2+ LVDS Differential Data Input (Odd) Positive
16 Vss Ground
17 RXOC- LVDS Clock Data Input (Odd) Negative
18 RXOC+ LVDS Clock Data Input (Odd) Positive
19 Vss Ground

20 RxE0- LVDS Differential Data Input (Even) Negative
21 RxE0+ LVDS Differential Data Input (Even) Positive

22 Vss Ground
23 RxE1- LVDS Differential Data Input (Even) Negative
24 RxE1+ LVDS Differential Data Input (Even) Positive
25 Vss Ground
26 RxE2- LVDS Differential Data Input (Even) Negative
27 RxE2+ LVDS Differential Data Input (Even) Positive
28 Vss Ground
29 RXEC- LVDS Clock Data Input (Even) Negative
30 RXEC+ LVDS Clock Data Input (Even) Positive

www.jxlcd.com

www.jxlcd.com

DDC 3.3V Power

EDID

DDC Clock

EDID

DDC Data

EDID

Note (1) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

Note (2) User’s connector Part No: JAE-FI-X30C2L or equivalent

Note (3) The first pixel is odd as shown in the following figure.

11 / 28

Version 2.0

5.2 BACKLIGHT UNIT

Pin Symbol Description Color

1 HV High Voltage Pink
2 LV Ground White
1 HV High Voltage Blue
2 LV Ground Black

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User’s connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL

RXOC+

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

RXO2+/-

RXO1+/-

RXO0+/-

RXEC+

RXE2+/-

RXE1+/-

RXE0+/-

T/7

IN20 IN19 IN18 IN17 IN16 IN15 IN14

DE OB5 OB4 OB3 OB2 Vsync Hsync

IN13 IN12 IN11 IN10 IN9 IN8 IN7

OB1 OG4 OG3 OG2 OG1 OB0 OG5

IN6 IN5 IN4 IN3 IN2 IN1 IN0

www.jxlcd.com

www.jxlcd.com

OG0 OR3 OR2 OR1 OR0 OR5 OR4

Signal for 1 DCLK Cycle (T)

T/7

IN20 IN19 IN18 IN17 IN16 IN15 IN14

DE EB5 EB4 EB3 EB2 Vsync Hsync

IN13 IN12 IN11 IN10 IN9 IN8 IN7

EB1 EG4 EG3 EG2 EG1 EB0 EG5

IN6 IN5 IN4 IN3 IN2 IN1 IN0

EG0 ER3 ER2 ER1 ER0 ER5 ER4

Signal for 1 DCLK Cycle (T)

12 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for

the color. The higher the binary input, the brighter the color. The table below provides the assignment of

color versus data input.

Data Signal

Color

R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green

Basic
Colors

Gray
Scale
Of
Red

Gray
Scale
Of
Green

Gray
Scale
Of
Blue

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)

:

:
Red(61)
Red(62)
Red(63)
Green(0)/Dark
Green(1)
Green(2)

:

:
Green(61)

www.jxlcd.com

www.jxlcd.com

Green(62)
Green(63)
Blue(0)/Dark
Blue(1)
Blue(2)

:

:
Blue(61)
Blue(62)
Blue(63)

0
1
0
0
0
1
1
1
0
0
0

:

:
1
1
1
0
0
0

:

:
0
0
0
0
0
0

:

:
0
0
0

Red Green Blue

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

1

1

1

0

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

0

1

1

1

1

0

1

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

:

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

1

1

1

1

1

0
0
0
1
1
1
0
1
0
0
0

:

:
0
0
0
0
0
0

:

:
0
0
0
0
1
0

:

:
1
0
1

13 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

Byte #

(decimal)

0 0
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8

9 9
10 0A
11 0B
12 0C
13 0D
14 0E
15 0F
16 10
17 11
18 12
19 13
20 14
21 15
22 16
23 17
24 18
25 19
26 1A
27 1B
28 1C
29 1D
30 1E
31 1F
32 20
33 21
34 22
35 23
36 24
37 25
38 26
39 27
40 28
41 29

Byte #

(hex)

www.jxlcd.com

www.jxlcd.com

Field Name and Comments

Header
Header
Header
Header
Header
Header
Header
Header
EISA ID manufacturer name (“CMO”)
EISA ID manufacturer name (Compressed ASCII)
ID product code (N170C1-L02) 01
ID product code (hex LSB first; N170C1-L02) 17
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
Week of manufacture (fixed “00H”)
Year of manufacture (fixed “00H”)
EDID structure version # (“1”)
EDID revision # (“3”)
Video I/P definition (“digital”)
Max H image size (“37cm”)
Max V image size (“23cm”)
Display Gamma (Gamma = ”2.2”)
Feature support (“Active off, RGB Color”)
Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)
Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)
Red-x (Rx = “0.648”)
Red-y (Ry = “0.347”)
Green-x (Gx = ”0.283”)
Green-y (Gy = ”0.611”)
Blue-x (Bx = ”0.141”)
Blue-y (By = ”0.071”)
White-x (Wx = ”0.319”)
White-y (Wy = ”0.333”)
Established timings 1
Established timings 2
Manufacturer’s reserved timings
Standard timing ID # 1
Standard timing ID # 1
Standard timing ID # 2
Standard timing ID # 2

Value

(hex)

00 00000000
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
00 00000000
0D 00001101
AF 10101111

00 00000000
00 00000000
00 00000000
00 00000000
00 00000000
00 00000000
01 00000001
03 00000011
80 10000000
25 00100101
17 00010111
78 01111000
0A 00001010
FA 11111010
1D 00011101
A5 10100101
58 01011000
48 01001000
9C 10011100
24 00100100
12 00010010
51 01010001
55 01010101
00 00000000
00 00000000
00 00000000
01 00000001
01 00000001
01 00000001
01 00000001

Value

(binary)

00000001

00010111

14 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

Byte #

(decimal)

42 2A
43 2B
44 2C
45 2D
46 2E
47 2F
48 30
49 31
50 32
51 33
52 34
53 35
54 36
55 37
56 38
57 39
58 3A
59 3B
60 3C
61 3D
62 3E
63 3F
64 40
65 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync

66 42
67 43
68 44
69 45
70 46
71 47 # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol

72 48
73 49
74 4A
75 4B # 2 FE (hex) defines ASCII string (Model Name “N170C1-L02”,

76 4C
77 4D
78 4E
79 4F
80 50
81 51
82 52
83 53
84 54
85 55

Byte #

(hex)

Standard timing ID # 3
Standard timing ID # 3
Standard timing ID # 4
Standard timing ID # 4
Standard timing ID # 5
Standard timing ID # 5
Standard timing ID # 6
Standard timing ID # 6
Standard timing ID # 7
Standard timing ID # 7
Standard timing ID # 8
Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“96.21MHz”)
# 1 Pixel clock (hex LSB first)
# 1 H active (“1440”)
# 1 H blank (“320”)
# 1 H active : H blank (“1440 : 320”)
# 1 V active (”900”)
# 1 V blank (”12”)
# 1 V active : V blank (”900 :12”)
# 1 H sync offset (”64”)
# 1 H sync pulse width ("32”)
# 1 V sync offset : V sync pulse width (”3 : 3”)

www.jxlcd.com

www.jxlcd.com

width (”64: 32 : 3 : 3”)
# 1 H image size (”367.2 mm”)
# 1 V image size (”229.5 mm”)
# 1 H image size : V image size (”367.2 : 229.5”)
# 1 H boarder (”0”)
# 1 V boarder (”0”)

Negatives
Detailed timing description # 2
# 2 Flag
# 2 Reserved

ASCII)
# 2 Flag
# 2 1st character of name (“N”)
# 2 2nd character of name (“1”)
# 2 3rd character of name (“7”)
# 2 4th character of name (“0”)
# 2 5th character of name (“C”)
# 2 6th character of name (“1”)
# 2 7th character of name (“-”)
# 2 8th character of name (“L”)
# 2 9th character of name (“0”)

Field Name and Comments

Va l ue
(hex)

01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
95 10010101
25 00100101
A0 10100000
40 01000000
51 01010001
84 10000100
0C 00001100
30 00110000
40 01000000
20 00100000
33 00110011

00 00000000

6F 01101111
E6 111 0 0110
10 00010000
00 00000000
00 00000000

18 00011000

00 00000000
00 00000000
00 00000000

FE 11111110

00 00000000
4E 01001110
31 00110001
37 00110111
30 00110000
43 01000011
31 00110001
2D 00101101
4C 01001100
30 00110000

Value

(binary)

15 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

Byte #
(decimal)

86 56
87 57
88 58
89 59
90 5A
91 5B
92 5C
93 5D
94 5E

95 5F # 3 1st character of string (“C”)
96 60 # 3 2nd character of string (“M”)
97 61 # 3 3rd character of string (“O”)
98 62 # 3 New line character indicates end of ASCII string
99 63 # 3 Padding with “Blank” character

100 64 # 3 Padding with “Blank” character
101 65 # 3 Padding with “Blank” character
102 66 # 3 Padding with “Blank” character
103 67 # 3 Padding with “Blank” character
104 68 # 3 Padding with “Blank” character
105 69 # 3 Padding with “Blank” character
106 6A # 3 Padding with “Blank” character
107 6B # 3 Padding with “Blank” character
108 6C Detailed timing description # 4
109 6D # 4 Flag
110 6E # 4 Reserved

111 6F
112 70 # 4 Flag
113 71 # 4 1st character of name (“N”) 4E
114 72 # 4 2nd character of name (“1”) 31
115 73 # 4 3rd character of name (“7”) 37
116 74 # 4 4th character of name (“0”) 30
117 75 # 4 5th character of name (“C”) 43
118 76 # 4 6th character of name (“1”) 31
119 77 # 4 7th character of name (“-”) 2D
120 78 # 4 8th character of name (“L”) 4C
121 79 # 4 9th character of name (“0”)
122 7A # 4 9th character of name (“2”)
123 7B # 4 New line character indicates end of ASCII string
124 7C # 4 Padding with “Blank” character
125 7D # 4 Padding with “Blank” character
126 7E Extension flag
127 7F Checksum

Byte #
(hex)

www.jxlcd.com

www.jxlcd.com

Field Name and Comments

# 2 9th character of name (“2”)
# 2 New line character indicates end of ASCII string
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
Detailed timing description # 3
# 3 Flag
# 3 Reserved
# 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
# 3 Flag

# 4 FE (hex) defines ASCII string (Model Name“N170C1-L02”,
ASCII)

Va l ue
(hex)

Value

(binary)
32 00110010
0A 00001010
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
43 01000011
4D 01001101
4F 01001111
0A 00001010
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000

FE 11111110

00 00000000

01001110

00110001

00110111
00110000
01000011
00110001
00101101
01001100

30 00110000
32 00110010
0A 00001010
20 00100000
20 00100000
00 00000000
50 01010000

16 / 28

Version 2.0

5.6 EDID SIGINAL SPECIFICATION

(1) EDID Power

Parameter Symbol Conditions Min. Typ. Max. Unit

Absolute

Maximum

Ratings

Recommended

Operating

Conditions

Vcc 0 __ 7.0 V

Vcc Read Operation 2.7 — 5.5 V

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

(2) DC characteristics

SCL, SDA terminal input voltage

www.jxlcd.com

www.jxlcd.com

Symbol Min. Max. Unit Index

Hysteresis Voltage VHYS 0.05 VCC — V

Output Voltage

Input Leak current

(Vin =0.1V~VCC)

Output Leak current ILO -10 10 uA

Terminal capacity(Input, Output) Cin, Cout — 10 pF

Operating current

High Voltage VIH

Low Voltage VIL —

VOL1
VOL2

ILI

ICC Write

ICC Read

0.7×V

—

-10

-10

—

CC

— V

0.3×V

CC

V

0.4

0.6

10
50

3
1

IOL=3mA, CC=2.5V

V

IOL=6mA, CC=2.5V

uA

mA

WP=VSS
WP=VCC

Vout =0.1V~VCC,

WP=VSS

VCC=5.0V

Ta=25

Fclk=1.0MHz

VCC=5.5V,

SCL=400KHz

0

C,

Stillness current

(SDA=SCL=VCC)

(WP=VSS,A0,A1,A2=VSS)

Version 2.0

ICCS —

17 / 28

30

100

uA

VCC=3.0V
VCC=5.5V

(3) AC characteristics (VCC=2.5~5.5V standard operation mode)

VCC=2.5V-5.5V

Item Symbol

Clock frequency Fclk — 100 — 400 KHz

Clock High Time THIGH 4000 — 900 —

Clock Low Time TLOW 4700 — 1300 —

SDA, SCL falling time TR — 1000 — 300

SDA, SCL rising time TF — 300 — 300

START hold time THD: STA 4000 — 600 —

START setup time TSU: STA 4700 — 600 —

Data input hold time THD: Data 0 — 0 —

Data input setup time TSU: Data 250 — 100 —

STOP setup time TSU: STO 4700 — 600 —

Output decision time from

a clock

Bus free time TBUF 4700 — 1300 —

www.jxlcd.com

Rising time of Min VIH,

Spike oppression TSP — 50 — 50 ns

A write-in cycle time TWR — 10 — 10 ms

The number of times of

data rewriting

www.jxlcd.com

VIL

TAA — 3500

TOF — 250

— 1M — 1M — cycles

(Standard operation

mode)

Min. Max. Min. Max. Unit Index

VCC=4.5V-5.5V

(High-speed

operation mode)

100 900

20 250

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

CB≦100pF

Byte and

page mode

VCC=5.0V

Ta=25

0

C,

(4) Device Addressing

Device Code

1 0 1 0 0 0 0 R/W

Version 2.0

Slave Address

R/W

A2 A1 A0

18 / 28

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal Item Symbol Min. Typ. Max. Unit Note

DCLK Frequency 1/Tc 40.1 48.1 49.7 MHz (2)

Vertical Total Time TV 905 912 950 TH -

Vertical Active Display Period TVD 900 900 900 TH -

DE

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

(2) 2 channels LVDS input.

Vertical Active Blanking Period TVB TV-TVD 12 TV-TVD TH

Horizontal Total Time TH 832 880 1000 Tc (2)

Horizontal Active Display Period THD 720 720 720 Tc (2)

Horizontal Active Blanking Period THB

TH-THD

160

TH-THD

Tc (2)

Approval

DE

DCLK

www.jxlcd.com

www.jxlcd.com

DE

DATA

TC

6.2 POWER ON/OFF SEQUENCE

Power Supply

for LCD, Vcc

- Interface Signal
(LVDS Signal of
Transmitter), V

- Power for Lamp

0V

0V

I

10%

INPUT SIGNAL TIMING DIAGRAM

Power On

90%

t1

Valid Data

ONOFF OFF

Power Off

90%

t6 t5

50%50%

T

HD

Restart

t7

10%

t4

t3 t2

10%

19 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Timing Specifications:

0.5 ≦ t1 ≦ 10 ms

0 ≦ t2 ≦ 50 ms

0 ≦ t3 ≦ 50 ms

t4 ≧ 500 ms

t5 ≧ 200 ms

t6 ≧ 200 ms

Note (1) Please avoid floating state of interface signal at invalid period.

Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the

interface signal is valid. The Backlight inverter power must be turned off before the power supply

Approval

for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To

avoid this phenomenon, we suggest that the Vcc falling time is better to follow t7≧5 msec

www.jxlcd.com

www.jxlcd.com

20 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6.0 mA
Inverter Driving Frequency FL (61) KHz
Inverter (Sumida-H05-4915)

25±2

50±10

The relative measurement methods of optical characteristics are shown in 7.2. The

following items should be measured under the test conditions described in 7.1 and stable

environment shown in Note (6).

7.2 OPTICAL SPECIFICATIONS

Item Symbol Condition Min. Typ. Max. Unit Note

－
－

－

(0.643)

(0.349)

(0.283)
(0.600)
(0.142)

(0.074)

0.313

0.329

11 16 ms

(1.25) (1.40)

Typ +

0.03

－

－ －

5 10 ms

－
－

－

－

Red

Color
Chromaticity

Center Luminance of White L

Contrast Ratio CR (400) (550)

Response Time

White Variation

Viewing Angle

www.jxlcd.com

www.jxlcd.com

Green

Blue

White

Horizontal

Vertical

Rx

Ry

Gx
Gy
Bx

By

θ

=0°, θY =0°

Wx

Wy

(340) (400)

CEN

TR
T

F

δW

θx+

θ

-

x

θY+

θ

-

Y

x

Viewing Normal Angle

CR ≧ 10

Typ –

0.03

(60) (70)
(60) (70)

(50) (60)

(50) (60)

o

C

%RH

－

(1), (6)

cd/m2(4), (6)

(2), (6)

(3)

－

Deg. (1)

(5)

21 / 28

Version 2.0

Note (1) Definition of Viewing Angle (θx, θy):

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

Note (2) Definition of Contrast Ratio (CR):

θX- = 90º

6 o’clock

θ

y- = 90º

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0

x-

y-

Normal

θx = θy = 0º

θy- θy+

θx−

θx+

y+

12 o’clock direction

θ

y+ = 90º

x+

θX+ = 90º

L63: Luminance of gray level 63

L 0: Luminance of gray level 0

www.jxlcd.com

CR = CR (5)

www.jxlcd.com

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (5).

Note (3) Definition of Response Time (T

100%

90%

Optical

Response

10%

0%

T

R

66.67 ms

, TF) and measurement method:

R

T

F

66.67 ms

Time

22 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

Note (4) Definition of Center Luminance of White (L

Measure the luminance of gray level 63 at center points

L

= L (5)

CEN

L (x) is corresponding to the luminance of the point X at Figure in Note (5)

Note (5) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

Vertical Line

W

W/4

W/2

3W/4

D/4 D/2 3D/4

):

CEN

Horizontal Line

D

12

X

5

3

4

: Test Point

X=1 to 5

www.jxlcd.com

Note (6) Measurement Setup:

www.jxlcd.com

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt

temperature change during measuring. In order to stabilize the luminance, the measurement

should be executed after lighting Backlight for 20 minutes in a windless room.

LCD Module

LCD Panel

Center of the Screen

Active Area

Photometer

(CA210, CS-1000T)

Field of View = 2º

Version 2.0

500 mm

23 / 28

Light Shield Room

(Ambient Luminance < 2 lux)

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

(1) Do not apply rough force such as bending or twisting to the module during assembly.

(2) To assemble or install module into user’s system can be only in clean working areas. The dust and oil

may cause electrical short or worsen the polarizer.

(3) It’s not permitted to have pressure or impulse on the module because the LCD panel and Backlight will

be damaged.

(4) Always follow the correct power sequence when LCD module is connecting and operating. This can

prevent damage to the CMOS LSI chips during latch-up.

(5) Do not pull the I/F connector in or out while the module is operating.

(6) Do not disassemble the module.

(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and

easily scratched.

(8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage

LCD module when it is operating.

(9) High temperature or humidity may reduce the performance of module. Please store LCD module within

the specified storage conditions.

(10) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the

response time will become slowly, and the starting voltage of CCFL will be higher than room

temperature.

www.jxlcd.com

8.2 SAFETY PRECAUTIONS

(1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while

assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.

(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In

case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

(3) After the module’s end of life, it is not harmful in case of normal operation and storage.

www.jxlcd.com

24 / 28

Version 2.0

9. PACKING

9.1 CARTON

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

9.2 PALLET

www.jxlcd.com

www.jxlcd.com

25 / 28

Version 2.0

Issued Date: July. 21, 2005

Model No.: N170C1 - L02

Approval

10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

N141X5 - L03 Rev.XX

01A

(a) Model Name: N170C1 - L02

(b) Revision: Rev. XX, for example: A1, …, C1, C2 …etc.

(c) Serial ID: X X

(d) Customer Internal Product Code : CPxxxxxx-xx

(e) Customer Internal Revision : XXX, for example: 01A, 02A …etc

Serial ID includes the information as below:

www.jxlcd.com

www.jxlcd.com

X X X X X Y M D X N N N N

X X X X X X X Y M D L N N N N

-

C P 1 3 5 4 4 8 - 0 1

Serial No.
CMO Internal Use

Year, Month, Date
CMO Internal Use

Revision

CMO Internal Use

E207943

MADE IN TAIWAN

(a) Manufactured Date: Year: 1~9, for 2001~2009

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

10.2 CARTON LABEL

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1

st

to 31st, exclude I, O and U

26 / 28

Version 2.0

www.jxlcd.com

www.jxlcd.com

www.jxlcd.com

www.jxlcd.com